Verfügbarkeit: Analog behavioral modeling with the Verilog-A language

Analog behavioral modeling with the Verilog-A language:

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	FitzPatrick, Dan 1961- (VerfasserIn), Miller, Ira (VerfasserIn)
Format:	Buch
Sprache:	English
Veröffentlicht:	Boston Kluwer 1998
Schlagworte:	Spice (Computer file) SPICE (Computer file) Analog electronic systems > Computer simulation Linear integrated circuits > Computer simulation Mixed signal circuits > Computer simulation Verilog (Computer hardware description language) VERILOG Integrierte Schaltung Analoge integrierte Schaltung SPICE > Programm Computersimulation
Beschreibung:	XVI, 210 S. graph. Darst. Diskette (9 cm)
ISBN:	0792380444

Internformat

MARC


LEADER	00000nam a2200000 c 4500
001	BV012678715
003	DE-604
005	20180118
007	t
008	990726s1998 d\|\|\| \|\|\|\| 00\|\|\| eng d
020			\|a 0792380444 \|9 0-7923-8044-4
035			\|a (OCoLC)37588411
035			\|a (DE-599)BVBBV012678715
040			\|a DE-604 \|b ger \|e rakddb
041	0		\|a eng
049			\|a DE-91 \|a DE-83
050		0	\|a TK7885.7
082	0		\|a 621.381/01/135369 \|2 21
084			\|a ZN 4904 \|0 (DE-625)157419: \|2 rvk
084			\|a DAT 370f \|2 stub
100	1		\|a FitzPatrick, Dan \|d 1961- \|e Verfasser \|0 (DE-588)1146083408 \|4 aut
245	1	0	\|a Analog behavioral modeling with the Verilog-A language \|c by Dan FitzPatrick and Ira Miller
264		1	\|a Boston \|b Kluwer \|c 1998
300			\|a XVI, 210 S. \|b graph. Darst. \|e Diskette (9 cm)
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
630	0	4	\|a Spice (Computer file)
650		4	\|a SPICE (Computer file)
650		4	\|a Analog electronic systems \|x Computer simulation
650		4	\|a Linear integrated circuits \|x Computer simulation
650		4	\|a Mixed signal circuits \|x Computer simulation
650		4	\|a Verilog (Computer hardware description language)
650	0	7	\|a VERILOG \|0 (DE-588)4268385-3 \|2 gnd \|9 rswk-swf
650	0	7	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|2 gnd \|9 rswk-swf
650	0	7	\|a Analoge integrierte Schaltung \|0 (DE-588)4112519-8 \|2 gnd \|9 rswk-swf
650	0	7	\|a SPICE \|g Programm \|0 (DE-588)4237438-8 \|2 gnd \|9 rswk-swf
650	0	7	\|a Computersimulation \|0 (DE-588)4148259-1 \|2 gnd \|9 rswk-swf
689	0	0	\|a VERILOG \|0 (DE-588)4268385-3 \|D s
689	0	1	\|a Computersimulation \|0 (DE-588)4148259-1 \|D s
689	0	2	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|D s
689	0		\|5 DE-604
689	1	0	\|a VERILOG \|0 (DE-588)4268385-3 \|D s
689	1	1	\|a Analoge integrierte Schaltung \|0 (DE-588)4112519-8 \|D s
689	1	2	\|a SPICE \|g Programm \|0 (DE-588)4237438-8 \|D s
689	1		\|5 DE-604
700	1		\|a Miller, Ira \|e Verfasser \|0 (DE-588)130618152 \|4 aut
999			\|a oai:aleph.bib-bvb.de:BVB01-008617205

Datensatz im Suchindex

_version_	1804127340205178880
any_adam_object
author	FitzPatrick, Dan 1961- Miller, Ira
author_GND	(DE-588)1146083408 (DE-588)130618152
author_facet	FitzPatrick, Dan 1961- Miller, Ira
author_role	aut aut
author_sort	FitzPatrick, Dan 1961-
author_variant	d f df i m im
building	Verbundindex
bvnumber	BV012678715
callnumber-first	T - Technology
callnumber-label	TK7885
callnumber-raw	TK7885.7
callnumber-search	TK7885.7
callnumber-sort	TK 47885.7
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_rvk	ZN 4904
classification_tum	DAT 370f
ctrlnum	(OCoLC)37588411 (DE-599)BVBBV012678715
dewey-full	621.381/01/135369
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.381/01/135369
dewey-search	621.381/01/135369
dewey-sort	3621.381 11 6135369
dewey-tens	620 - Engineering and allied operations
discipline	Informatik Elektrotechnik / Elektronik / Nachrichtentechnik
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02038nam a2200541 c 4500</leader><controlfield tag="001">BV012678715</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20180118 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">990726s1998 d\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792380444</subfield><subfield code="9">0-7923-8044-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)37588411</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012678715</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7885.7</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381/01/135369</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 370f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">FitzPatrick, Dan</subfield><subfield code="d">1961-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1146083408</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Analog behavioral modeling with the Verilog-A language</subfield><subfield code="c">by Dan FitzPatrick and Ira Miller</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1998</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVI, 210 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="e">Diskette (9 cm)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="630" ind1="0" ind2="4"><subfield code="a">Spice (Computer file)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">SPICE (Computer file)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Analog electronic systems</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Linear integrated circuits</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mixed signal circuits</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Analoge integrierte Schaltung</subfield><subfield code="0">(DE-588)4112519-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">SPICE</subfield><subfield code="g">Programm</subfield><subfield code="0">(DE-588)4237438-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Analoge integrierte Schaltung</subfield><subfield code="0">(DE-588)4112519-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">SPICE</subfield><subfield code="g">Programm</subfield><subfield code="0">(DE-588)4237438-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Miller, Ira</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)130618152</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008617205</subfield></datafield></record></collection>
id	DE-604.BV012678715
illustrated	Illustrated
indexdate	2024-07-09T18:31:47Z
institution	BVB
isbn	0792380444
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-008617205
oclc_num	37588411
open_access_boolean
owner	DE-91 DE-BY-TUM DE-83
owner_facet	DE-91 DE-BY-TUM DE-83
physical	XVI, 210 S. graph. Darst. Diskette (9 cm)
publishDate	1998
publishDateSearch	1998
publishDateSort	1998
publisher	Kluwer
record_format	marc
spelling	FitzPatrick, Dan 1961- Verfasser (DE-588)1146083408 aut Analog behavioral modeling with the Verilog-A language by Dan FitzPatrick and Ira Miller Boston Kluwer 1998 XVI, 210 S. graph. Darst. Diskette (9 cm) txt rdacontent n rdamedia nc rdacarrier Spice (Computer file) SPICE (Computer file) Analog electronic systems Computer simulation Linear integrated circuits Computer simulation Mixed signal circuits Computer simulation Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Analoge integrierte Schaltung (DE-588)4112519-8 gnd rswk-swf SPICE Programm (DE-588)4237438-8 gnd rswk-swf Computersimulation (DE-588)4148259-1 gnd rswk-swf VERILOG (DE-588)4268385-3 s Computersimulation (DE-588)4148259-1 s Integrierte Schaltung (DE-588)4027242-4 s DE-604 Analoge integrierte Schaltung (DE-588)4112519-8 s SPICE Programm (DE-588)4237438-8 s Miller, Ira Verfasser (DE-588)130618152 aut
spellingShingle	FitzPatrick, Dan 1961- Miller, Ira Analog behavioral modeling with the Verilog-A language Spice (Computer file) SPICE (Computer file) Analog electronic systems Computer simulation Linear integrated circuits Computer simulation Mixed signal circuits Computer simulation Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Analoge integrierte Schaltung (DE-588)4112519-8 gnd SPICE Programm (DE-588)4237438-8 gnd Computersimulation (DE-588)4148259-1 gnd
subject_GND	(DE-588)4268385-3 (DE-588)4027242-4 (DE-588)4112519-8 (DE-588)4237438-8 (DE-588)4148259-1
title	Analog behavioral modeling with the Verilog-A language
title_auth	Analog behavioral modeling with the Verilog-A language
title_exact_search	Analog behavioral modeling with the Verilog-A language
title_full	Analog behavioral modeling with the Verilog-A language by Dan FitzPatrick and Ira Miller
title_fullStr	Analog behavioral modeling with the Verilog-A language by Dan FitzPatrick and Ira Miller
title_full_unstemmed	Analog behavioral modeling with the Verilog-A language by Dan FitzPatrick and Ira Miller
title_short	Analog behavioral modeling with the Verilog-A language
title_sort	analog behavioral modeling with the verilog a language
topic	Spice (Computer file) SPICE (Computer file) Analog electronic systems Computer simulation Linear integrated circuits Computer simulation Mixed signal circuits Computer simulation Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Analoge integrierte Schaltung (DE-588)4112519-8 gnd SPICE Programm (DE-588)4237438-8 gnd Computersimulation (DE-588)4148259-1 gnd
topic_facet	Spice (Computer file) SPICE (Computer file) Analog electronic systems Computer simulation Linear integrated circuits Computer simulation Mixed signal circuits Computer simulation Verilog (Computer hardware description language) VERILOG Integrierte Schaltung Analoge integrierte Schaltung SPICE Programm Computersimulation
work_keys_str_mv	AT fitzpatrickdan analogbehavioralmodelingwiththeverilogalanguage AT millerira analogbehavioralmodelingwiththeverilogalanguage

Verfügbarkeit

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand!

MARC

Datensatz im Suchindex

Es ist kein Print-Exemplar vorhanden.

Ähnliche Einträge