Parallel VLSI neural system design:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Singapore [u.a.]
Springer
1999
|
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | Literaturverz. S. 235 - 252 |
| Beschreibung: | XIII, 257 S. Ill., graph. Darst. |
| ISBN: | 9813083301 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV012557200 | ||
| 003 | DE-604 | ||
| 005 | 20150911 | ||
| 007 | t | ||
| 008 | 990504s1999 gw ad|| |||| 00||| eng d | ||
| 016 | 7 | |a 956210295 |2 DE-101 | |
| 020 | |a 9813083301 |9 981-3083-30-1 | ||
| 035 | |a (OCoLC)39763432 | ||
| 035 | |a (DE-599)BVBBV012557200 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-29T | ||
| 050 | 0 | |a QA76.87 | |
| 082 | 0 | |a 006.3/2 |2 21 | |
| 084 | |a ST 300 |0 (DE-625)143650: |2 rvk | ||
| 084 | |a ST 330 |0 (DE-625)143663: |2 rvk | ||
| 100 | 1 | |a Zhang, David |d 1949- |e Verfasser |0 (DE-588)12099190X |4 aut | |
| 245 | 1 | 0 | |a Parallel VLSI neural system design |c David Zhang |
| 264 | 1 | |a Singapore [u.a.] |b Springer |c 1999 | |
| 300 | |a XIII, 257 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Literaturverz. S. 235 - 252 | ||
| 650 | 4 | |a Integrated circuits |x Very large scale integration | |
| 650 | 4 | |a Neural networks (Computer science) | |
| 650 | 4 | |a Parallel processing (Electronic computers) | |
| 650 | 0 | 7 | |a Mustererkennung |0 (DE-588)4040936-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Neuronales Netz |0 (DE-588)4226127-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Mustererkennung |0 (DE-588)4040936-3 |D s |
| 689 | 0 | 1 | |a Neuronales Netz |0 (DE-588)4226127-2 |D s |
| 689 | 0 | 2 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 3 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 1 | 2 | |a Neuronales Netz |0 (DE-588)4226127-2 |D s |
| 689 | 1 | |5 DE-604 | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008526229&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-008526229 | ||
Datensatz im Suchindex
| _version_ | 1804127203893444608 |
|---|---|
| adam_text | PARALLEL VLSI NEURAL SYSTEM DESIGN DAVID ZHANG SPRINGER CONTENTS PREFACE
V CHAPTER 1 VLSI NEURAL SYSTEM DESIGN METHODOLOGY 1 1.1 INTRODUCTION 1
1.2 NEURAL NETWORK MODELS... 3 1.2.1 BIOLOGICAL NEURAL NETWORKS 3 1.2.2
ARTIFICIAL NEURAL NETWORKS 6 1.3 ANN ARCHITECTURES 10 1.4 HARDWARE
IMPLEMENTATIONS 11 1.4.1 ANALOG AND MIXED IMPLEMENTATIONS 12 1.4.2
DIGITAL IMPLEMENTATIONS 13 1.5 VLSI SYSTEM DESIGN METHODOLOGY 14 PARTI
PARALLEL ANN MODELS 21 CHAPTER 2 AN UNSUPERVISED LEARNING MODEL 23 2.1
INTRODUCTION 23 2.2 FUZZY CLUSTERING NEURAL NETWORKS ..28 2.2.1 NETWORK
ARCHITECTURE 28 2.2.2 LEARNING ALGORITHM 28 2.3 PARALLEL FCNN MODEL 32
2.4 EXPERIMENTAL RESULTS 32 2.5 SUMMARY 40 CHAPTER 3 A SUPERVISED
TRAINING MODEL 41 3.1 INTRODUCTION 41 3.2 LINEAR SEPARABILITY ANALYSIS
44 3.2.1 DEFINITIONS 44 3.2.2 LAYERED PERCEPTRONS 46 PARALLEL VLSI
NEURAL SYSTEM DESIGN 3.3 LAYER ADAPTATION APPROACH 48 3.3.1 LINEAR
SEPARABILITY PRINCIPLE 49 3.3.2 ADAPTATION APPROACH 50 3.4 EXPERIMENT:
PATTERN RECOGNITION 53 3.5 COMPARISONS 55 3.6 SUMMARY 57 CHAPTER 4 A
NEURAL-LIKE NETWORK MODEL 59 4.1 INTRODUCTION 59 4.1.1 NOTATION 60 4.1.2
RESIDUE NUMBER SYSTEM (RNS) 61 4.1.3 NEURAL NETWORK ARCHITECTURE 61 4.2
FRNN COMPUTING MODEL 63 4.3 FRNN ARCHITECTURE 66 4.4 CASE STUDIES 67
4.4.1 A MULTIPLIER 68 4.4.2 RNS TO BINARY CONVERTER 69 4.5 SUMMARY 70
PART II VLSI ARCHITECTURES 71 CHAPTER 5 MAPPING ANN ONTO SYSTOLIC ARRAYS
73 5.1 INTRODUCTION 73 5.1.1 SYSTOLIC ARRAYS 74 5.1.2 MAPPING ALGORITHM
TO SYSTOLIC ARCHITECTURE77 5.2 MAPPING POLICIES 79 5.3 DESIGN APPROACH
82 5.3.1 TYPICAL SA STRUCTURES 82 5.3.2 PIPELINE MATCHING 84 5.3.3
ITERATION PROCESSING 84 5.4 CASE STUDY 86 5.4.1 HAMMING NET 86 5.4.2
SIMULATIONS AND EXPERIMENTS 90 5.5 SUMMARY 91 CONTENTS XI CHAPTER 6
CHAPTER 7 CHAPTER 8 A PARALLEL ARCHITECTURE IMPLEMENTED BY SYSTOLIC
ARRAYS 9 3 6.1 INTRODUCTION 93 6.2 FCNN ARCHITECTURE 94 6.3 PERFORMANCE
ANALYSIS 96 6.4 MAPPING FCNN ONTO SA 100 6.5 SUMMARY 106 A PIPELINED
ARCHITECTURE BASED ON WINDOW OPERATION 107 7.1 INTRODUCTION 107 7.2
PIPELINED ARCHITECTURE 109 7.2.1 WINDOW MODEL 109 7.2.2 PIPELINED
ARCHITECTURE 111 7.2.3 BUILDING UNIT DESIGN 112 7.3 WINDOW
IMPLEMENTATION 116 7.3.1 PARALLEL DATA FLOW WINDOW 116 7.3.2 SERIAL DATA
FLOW WINDOW 117 7.3.3 WINDOW COMPUTATION ELEMENT 118 7.4 CASE STUDIES
120 7.5 PERFORMANCE ANALYSIS 126 7.6 SUMMARY 129 A SIMPLIFIED
ARCHITECTURE USING A PRIORI KNOWLEDGE 131 8.1 INTRODUCTION 131 8.2
TYPICAL STRUCTURE MODELS 133 8.2.1 OUTPUT ROM MODEL 133 8.2.2 INPUT ROM
MODEL 135 8.2.3 LEARNING ROM MODEL 135 8.3 ROM LAYER IN VLSI 136 8.4
EXAMPLES 136 8.5 SUMMARY 147 XLL PARALLEL VLSI NEURAL SYSTEM DESIGN PART
III HARDWARE IMPLEMENTATIONS 149 CHAPTER 9 COMPUTATIONAL BLOCKS DESIGN
FOR DIGITAL ANN . 151 9.1 INTRODUCTION 151 9.2 PIPELINED SWITCHING TREES
152 9.3 GRAPH BASED REDUCTION 153 9.3.1 GRAPH REDUCTION RULES 154 9.3.2
MINIMIZATION CONSIDERATIONS 157 9.3.3 EXAMPLE RESULTS 159 9.4 CIRCUIT
CONSIDERATIONS 161 9.4.1 WORST CASE TEST 161 9.4.2 REDUCTION OF CHARGE
SHARING 162 9.4.3 REDUCTION OF TREE HEIGHT 165 9.4.4 TRANSISTOR SIZING
169 9.5 PRELIMINARY FABRICATION RESULTS 170 9.6 SUMMARY 171 CHAPTER 10
DIGITAL ANN COMPRESSOR DESIGN 173 10.1 INTRODUCTION 173 10.2 C 2 PLMODEL
175 10.3 3-2 COMPRESSOR DESIGN 176 10.3.1 BASIC STRUCTURE 177 10.3.2
COMPARISON WITH CPL 181 10.4 DNN APPLICATIONS 183 10.5 SUMMARY 189
CHAPTER 11 HYBRID PROGRAMMABLE ANN DESIGN 191 11.1 INTRODUCTION 191 11.2
ANALYSIS AND DESIGN FOR PRNN 193 11.3 IMPROVED PRNN CIRCUIT 197 11.3.1
SYNAPSE BUILDING BLOCK 197 11.3.2 NEURON BUILDING BLOCK 199 11.3.3
CONNECTION NETWORK 201 CONTENTS 11.4 EXPERIMENTAL RESULTS 201 11.5
SUMMARY 203 APPENDIX A 203 CHAPTER 12 VLSI IMPLEMENTATION FOR FINITE
RING ANN. 207 12.1 INTRODUCTION 207 12.2 FRRR ARCHITECTURE 208 12.2.1
MODULO REDUCTION 208 12.2.2 MSB CARRY ITERATION 209 12.2.3 FEEDFORWARD
PROCESSING 212 12.3 VLSI IMPLEMENTATION 213 12.3.1 CARRY LOOK-AHEAD
ADDER 214 12.3.2 ROM IMPLEMENTATION 216 12.3.3 ROM LOGIC CELL 217 12.4
COMPARISON 218 12.5 SUMMARY 223 APPENDIX B 225 CHAPTER 13 CONCLUSIONS
AND PROSPECTS 227 BIBLIOGRAPHY 235 INDEX 253
|
| any_adam_object | 1 |
| author | Zhang, David 1949- |
| author_GND | (DE-588)12099190X |
| author_facet | Zhang, David 1949- |
| author_role | aut |
| author_sort | Zhang, David 1949- |
| author_variant | d z dz |
| building | Verbundindex |
| bvnumber | BV012557200 |
| callnumber-first | Q - Science |
| callnumber-label | QA76 |
| callnumber-raw | QA76.87 |
| callnumber-search | QA76.87 |
| callnumber-sort | QA 276.87 |
| callnumber-subject | QA - Mathematics |
| classification_rvk | ST 300 ST 330 |
| ctrlnum | (OCoLC)39763432 (DE-599)BVBBV012557200 |
| dewey-full | 006.3/2 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 006 - Special computer methods |
| dewey-raw | 006.3/2 |
| dewey-search | 006.3/2 |
| dewey-sort | 16.3 12 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02110nam a2200553 c 4500</leader><controlfield tag="001">BV012557200</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20150911 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">990504s1999 gw ad|| |||| 00||| eng d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">956210295</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9813083301</subfield><subfield code="9">981-3083-30-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)39763432</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012557200</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.87</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">006.3/2</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 300</subfield><subfield code="0">(DE-625)143650:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 330</subfield><subfield code="0">(DE-625)143663:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Zhang, David</subfield><subfield code="d">1949-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)12099190X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Parallel VLSI neural system design</subfield><subfield code="c">David Zhang</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Singapore [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">1999</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 257 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 235 - 252</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Neural networks (Computer science)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mustererkennung</subfield><subfield code="0">(DE-588)4040936-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Neuronales Netz</subfield><subfield code="0">(DE-588)4226127-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Mustererkennung</subfield><subfield code="0">(DE-588)4040936-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Neuronales Netz</subfield><subfield code="0">(DE-588)4226127-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Neuronales Netz</subfield><subfield code="0">(DE-588)4226127-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008526229&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008526229</subfield></datafield></record></collection> |
| id | DE-604.BV012557200 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:29:37Z |
| institution | BVB |
| isbn | 9813083301 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008526229 |
| oclc_num | 39763432 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | XIII, 257 S. Ill., graph. Darst. |
| publishDate | 1999 |
| publishDateSearch | 1999 |
| publishDateSort | 1999 |
| publisher | Springer |
| record_format | marc |
| spelling | Zhang, David 1949- Verfasser (DE-588)12099190X aut Parallel VLSI neural system design David Zhang Singapore [u.a.] Springer 1999 XIII, 257 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Literaturverz. S. 235 - 252 Integrated circuits Very large scale integration Neural networks (Computer science) Parallel processing (Electronic computers) Mustererkennung (DE-588)4040936-3 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Neuronales Netz (DE-588)4226127-2 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Mustererkennung (DE-588)4040936-3 s Neuronales Netz (DE-588)4226127-2 s VLSI (DE-588)4117388-0 s Entwurfsautomation (DE-588)4312536-0 s DE-604 Entwurf (DE-588)4121208-3 s GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008526229&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Zhang, David 1949- Parallel VLSI neural system design Integrated circuits Very large scale integration Neural networks (Computer science) Parallel processing (Electronic computers) Mustererkennung (DE-588)4040936-3 gnd Entwurf (DE-588)4121208-3 gnd Neuronales Netz (DE-588)4226127-2 gnd Entwurfsautomation (DE-588)4312536-0 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4040936-3 (DE-588)4121208-3 (DE-588)4226127-2 (DE-588)4312536-0 (DE-588)4117388-0 |
| title | Parallel VLSI neural system design |
| title_auth | Parallel VLSI neural system design |
| title_exact_search | Parallel VLSI neural system design |
| title_full | Parallel VLSI neural system design David Zhang |
| title_fullStr | Parallel VLSI neural system design David Zhang |
| title_full_unstemmed | Parallel VLSI neural system design David Zhang |
| title_short | Parallel VLSI neural system design |
| title_sort | parallel vlsi neural system design |
| topic | Integrated circuits Very large scale integration Neural networks (Computer science) Parallel processing (Electronic computers) Mustererkennung (DE-588)4040936-3 gnd Entwurf (DE-588)4121208-3 gnd Neuronales Netz (DE-588)4226127-2 gnd Entwurfsautomation (DE-588)4312536-0 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Integrated circuits Very large scale integration Neural networks (Computer science) Parallel processing (Electronic computers) Mustererkennung Entwurf Neuronales Netz Entwurfsautomation VLSI |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008526229&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT zhangdavid parallelvlsineuralsystemdesign |