ACM SIGDA International Symposium on Field Programmable Gate Arrays: FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998
Gespeichert in:
| Körperschaft: | |
|---|---|
| Format: | Tagungsbericht Buch |
| Sprache: | English |
| Veröffentlicht: |
New York
ACM
1998
|
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | VII, 262 S. graph. Darst. |
| ISBN: | 0897919785 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV012037534 | ||
| 003 | DE-604 | ||
| 005 | 19981102 | ||
| 007 | t| | ||
| 008 | 980702s1998 xx d||| |||| 10||| eng d | ||
| 020 | |a 0897919785 |9 0-89791-978-5 | ||
| 035 | |a (OCoLC)313338564 | ||
| 035 | |a (DE-599)BVBBV012037534 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-739 |a DE-83 | ||
| 084 | |a SS 1800 |0 (DE-625)143376: |2 rvk | ||
| 084 | |a DAT 195f |2 stub | ||
| 111 | 2 | |a FPGA |n 6 |d 1998 |c Monterey, Calif. |j Verfasser |0 (DE-588)5280841-5 |4 aut | |
| 245 | 1 | 0 | |a ACM SIGDA International Symposium on Field Programmable Gate Arrays |b FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| 246 | 1 | 3 | |a FPGA '98 |
| 264 | 1 | |a New York |b ACM |c 1998 | |
| 300 | |a VII, 262 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |2 gnd-content | |
| 856 | 4 | 2 | |m Digitalisierung TU Muenchen |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008145543&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-008145543 | |
Datensatz im Suchindex
| _version_ | 1820867914868195328 |
|---|---|
| adam_text |
Table
of Contents
Session-
1:
New FPGA Architectures
Session chair: Jonathan Rose, University of Toronto.
1.1
A Novel Predictable Segmented FPGA Routing Architecture,
Emil Ochotta,
Patrick Crotty, Chuck Erickson, Chih-Tsung Huang, Rajeev Jayaraman, Richard
Li, Joe Linoff, Luan Ngo,
Ну
Nguyen, Kerry Pierce, Doug
Wieland,
Jennifer
Zhuang, Scott Nance,
Xilinx Inc
. 3
1.2
More wires and fewer LUTs: A design methodology for FPGAs, Atsushi Taka-
hara, Toshiaki
Miyazaki, Takahiro
Murooka, Masaru Katayama, Takaki Ichimori,
Kazuhiro Hayashi, Akihiro Tsutsui, Ken-nosuke Fukami, NTT Optical Network
System Laboratories
. 12
1.3
Optimizations for a Highly Cost Efficient Programmable Logic Architecture,
Kerry Veenstra, Bruce Pedersen, Jay
Schleicher, Chiakang
Sung,
Altera Corp
. 20
Session-2: Technology Mapping for FPGAs
Session chair:
Fabrizio
Lombardi,
Texas A&M University.
2.1
Boolean Matching for Complex PLBs in LUT-based FPGAs with Application
to Architecture Evaluation, Jason Cong, Yean-Yow Hwang, UCLA
. 27
2.2
A New Retiming-based Technology Mapping Algorithm for LUT-based
FPGAs, Paichen Pan,
Clarkson
University;
С. С
Lin, Mentor Graphics
. 35
Session-3: Multi-FPGA Systems
&
Other Reprogrammable
Architectures
Session chair: Steve Trimberger, Xilinx Inc.
3.1
A Hybrid Complete Graph Partial Crossbar Routing Architecture for
Multi
FPGA Systems, Mohammed A. Khalid, Jonathan Rose, University of Toronto
. 45
3.2
Managing Pipeline
Reconfigurable
FPGAs, Srihari Cadambi, Jeffrey Weener,
Seth Goldstein, Herman Schmit, Donald Thomas, Carnegie Mellon University
. 55
3.3
Configuration Prefetch for Single Context
Reconfigurable
Coprocessors, Scott
Hauck, Northwestern University
. 65
Session-4: Partitioning and Floor Planning for FPGAs
Session chair: Jason Cong, UCLA.
4.1
Circuit Partitioning with Complex Resource Constraints in FPGAs, Huiqun
Liu, D. F. Wong, University of Texas at Austin;
Kai
Zhu, Actel Corporation
. 77
4.2
Timing Driven Floor Planning on Programmable Hierarchical Targets,
S.A.
Senouci, A. Amoura, H. Krupnova, G. Saucier,
Institut
National
Polytechnique de
Gronoble
. 85
Session-5: Fault Detection and Fault Tolerance for FPGAs
Session chair: Herman Schmit, Carnegie-Mellon University.
5.1
Bridging Fault Detection in FPGA Interconnects using IDDq, L. Zhao, D. M.
H. Walker, F.
Lombardi,
Texas A&M University
. 95
5.2
Efficiently Supporting Fault Tolerance in FPGAs, John
Lach,
William H. Man-
gione-Smith, Miodrag Potkonjak, UCLA
. 105
Evening Panel Discussion: Impossible demands and constraints from hell; how to
tell what makes a good FPGA. Organizer: Jonathan Rose, University of Toronto,
Moderator: Sinan Kaptanoglu, Actel Corporation
.
Session-6: Fast CAD Tools for FPGAs
Session chair: Carl Ebeling, University of Washington.
6.1
Fast Module Mapping and Placement for Datapaths in FPGAs, Timothy J.
Callahan,
Phillip Chong,
André DeHon,
John Wawrzynek, University of California
at Berkeley
. 123
6.2
Fast Integrated Tools for Circuit Design with FPGAs,
Stephan
W.
Gehring,
Ste¬
fan H.-M.
Ludwig, Institute
for
Computer Systems,
Swiss Federal
Institute
of
Technology. 133
6.3
A
Fast Routability-Driven
Router for
FPGAs, Jordan S. Swartz,
Vaughn Betz,
Jonathan
Rose, University of
Toronto. 140
Session-7:
Time Multiplexed
FPGAs
Session
chair:
Sinan Kaptanoglu, Actel Corporation.
7.1
Scheduling
Designs
into a Time-Multiplexed
FPGA, Steve Trimberger, Xilinx. 153
7.2
Partitioning Sequential Circuits on Dynamically
Reconfigurable
FPGAs, Dou¬
glas Chang,
Małgorzata Marek-Sadowska,
University of California at Santa Bar-
161
bara
.
Session-8: Technology Mapping for FPGAs with Embedded Memory
Session chair: Scott Hauck, Northwestern University.
8.1
SMAP: Heterogeneous Technology Mapping for FPGAs with Embedded
Memory Arrays, Steven J. E. Wilton, University of British Columbia
.
l71
8.2
Technology Mapping for FPGAs with Embedded Memory Blocks, Jason Cong,
Songjie Xu, UCLA
. . 179
Session-9:
Novel FPGA Applications
Session chair: Michael Butts, Quickturn Systems.
9.1
A Survey of CORDIC algorithms for FPGA based computers, Ray Andraka,
the Andraka Consulting Group
. 191
9.2
FPGA-Based Sonar Processing, Paul Graham, Brent Nelson, Brigham Young
University
. 201
9.3
Evolving Computer Programs using Rapidly
Reconfigurable
FPGAs and
Genetic Programming, John
R. Koza,
Forrest H. Bennett III, Stanford University;
Jeffrey L. Hutchings, Stephen L. Bade, Convergent Design,
L.L.C.
;
Martin A.
Keane,
Martin
Keane
Inc.; David Andre, University of California at Berkeley
. 209
Session-lO: Programmable Architectures with Special Features
Session chair: Dwight Hill, Synopsys Inc.
10.1
High Performance Carry Chains for FPGAs, Scott Hauck, Matthew Hosier,
Thomas Fry, Northwestern University
. 223
10.2
A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering,
James R. Anderson, Siddharth Sheth, Intel Corp.; Kaushik Roy, Purdue University.
234
10.3
An LPGA with Foldable PLA-Style Logic Blocks, Jason H. Anderson, Stephen
D. Brown, University of Toronto
. 244
Appendix
Poster Paper Abstracts (listed alphabetically by title)
. 255 |
| any_adam_object | 1 |
| author_corporate | FPGA Monterey, Calif |
| author_corporate_role | aut |
| author_facet | FPGA Monterey, Calif |
| author_sort | FPGA Monterey, Calif |
| building | Verbundindex |
| bvnumber | BV012037534 |
| classification_rvk | SS 1800 |
| classification_tum | DAT 195f |
| ctrlnum | (OCoLC)313338564 (DE-599)BVBBV012037534 |
| discipline | Informatik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV012037534</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19981102</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">980702s1998 xx d||| |||| 10||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0897919785</subfield><subfield code="9">0-89791-978-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)313338564</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012037534</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">SS 1800</subfield><subfield code="0">(DE-625)143376:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 195f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">FPGA</subfield><subfield code="n">6</subfield><subfield code="d">1998</subfield><subfield code="c">Monterey, Calif.</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)5280841-5</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ACM SIGDA International Symposium on Field Programmable Gate Arrays</subfield><subfield code="b">FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">FPGA '98</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">ACM</subfield><subfield code="c">1998</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 262 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung TU Muenchen</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008145543&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008145543</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift gnd-content |
| genre_facet | Konferenzschrift |
| id | DE-604.BV012037534 |
| illustrated | Illustrated |
| indexdate | 2025-01-10T13:16:03Z |
| institution | BVB |
| institution_GND | (DE-588)5280841-5 |
| isbn | 0897919785 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008145543 |
| oclc_num | 313338564 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-739 DE-83 |
| owner_facet | DE-91G DE-BY-TUM DE-739 DE-83 |
| physical | VII, 262 S. graph. Darst. |
| publishDate | 1998 |
| publishDateSearch | 1998 |
| publishDateSort | 1998 |
| publisher | ACM |
| record_format | marc |
| spelling | FPGA 6 1998 Monterey, Calif. Verfasser (DE-588)5280841-5 aut ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 FPGA '98 New York ACM 1998 VII, 262 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier (DE-588)1071861417 Konferenzschrift gnd-content Digitalisierung TU Muenchen application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008145543&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| subject_GND | (DE-588)1071861417 |
| title | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_alt | FPGA '98 |
| title_auth | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_exact_search | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_full | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_fullStr | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_full_unstemmed | ACM SIGDA International Symposium on Field Programmable Gate Arrays FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| title_short | ACM SIGDA International Symposium on Field Programmable Gate Arrays |
| title_sort | acm sigda international symposium on field programmable gate arrays fpga 98 doubletree hotel monterey california february 22 24 1998 |
| title_sub | FPGA '98 ; [Doubletree Hotel, Monterey, California, February 22 - 24, 1998 |
| topic_facet | Konferenzschrift |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008145543&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT fpgamontereycalif acmsigdainternationalsymposiumonfieldprogrammablegatearraysfpga98doubletreehotelmontereycaliforniafebruary22241998 AT fpgamontereycalif fpga98 |