A superscalar integer processor architecture for optoelectronic VLSI circuits:
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | German |
| Veröffentlicht: |
Jena
Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation
1998
|
| Schriftenreihe: | Berichte zur Rechnerarchitektur
4,2 |
| Beschreibung: | 23 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV011816330 | ||
| 003 | DE-604 | ||
| 005 | 19980430 | ||
| 007 | t | ||
| 008 | 980303s1998 gw d||| |||| 00||| ger d | ||
| 016 | 7 | |a 952957451 |2 DE-101 | |
| 035 | |a (OCoLC)643160014 | ||
| 035 | |a (DE-599)BVBBV011816330 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a ger | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-12 | ||
| 100 | 1 | |a Fey, Dietmar |d 1961- |e Verfasser |0 (DE-588)121048926 |4 aut | |
| 245 | 1 | 0 | |a A superscalar integer processor architecture for optoelectronic VLSI circuits |c Dietmar Fey and Marko Degenkolb |
| 264 | 1 | |a Jena |b Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation |c 1998 | |
| 300 | |a 23 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Berichte zur Rechnerarchitektur |v 4,2 | |
| 700 | 1 | |a Degenkolb, Marko |e Verfasser |4 aut | |
| 830 | 0 | |a Berichte zur Rechnerarchitektur |v 4,2 |w (DE-604)BV010841142 |9 4,2 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-007979072 | |
Datensatz im Suchindex
| _version_ | 1812535849999400960 |
|---|---|
| adam_text | |
| any_adam_object | |
| author | Fey, Dietmar 1961- Degenkolb, Marko |
| author_GND | (DE-588)121048926 |
| author_facet | Fey, Dietmar 1961- Degenkolb, Marko |
| author_role | aut aut |
| author_sort | Fey, Dietmar 1961- |
| author_variant | d f df m d md |
| building | Verbundindex |
| bvnumber | BV011816330 |
| ctrlnum | (OCoLC)643160014 (DE-599)BVBBV011816330 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV011816330</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19980430</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">980303s1998 gw d||| |||| 00||| ger d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">952957451</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)643160014</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV011816330</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-12</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Fey, Dietmar</subfield><subfield code="d">1961-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)121048926</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A superscalar integer processor architecture for optoelectronic VLSI circuits</subfield><subfield code="c">Dietmar Fey and Marko Degenkolb</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Jena</subfield><subfield code="b">Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation</subfield><subfield code="c">1998</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">23 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Berichte zur Rechnerarchitektur</subfield><subfield code="v">4,2</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Degenkolb, Marko</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Berichte zur Rechnerarchitektur</subfield><subfield code="v">4,2</subfield><subfield code="w">(DE-604)BV010841142</subfield><subfield code="9">4,2</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007979072</subfield></datafield></record></collection> |
| id | DE-604.BV011816330 |
| illustrated | Illustrated |
| indexdate | 2024-10-10T14:01:27Z |
| institution | BVB |
| language | German |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007979072 |
| oclc_num | 643160014 |
| open_access_boolean | |
| owner | DE-12 |
| owner_facet | DE-12 |
| physical | 23 S. graph. Darst. |
| publishDate | 1998 |
| publishDateSearch | 1998 |
| publishDateSort | 1998 |
| publisher | Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation |
| record_format | marc |
| series | Berichte zur Rechnerarchitektur |
| series2 | Berichte zur Rechnerarchitektur |
| spelling | Fey, Dietmar 1961- Verfasser (DE-588)121048926 aut A superscalar integer processor architecture for optoelectronic VLSI circuits Dietmar Fey and Marko Degenkolb Jena Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation 1998 23 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Berichte zur Rechnerarchitektur 4,2 Degenkolb, Marko Verfasser aut Berichte zur Rechnerarchitektur 4,2 (DE-604)BV010841142 4,2 |
| spellingShingle | Fey, Dietmar 1961- Degenkolb, Marko A superscalar integer processor architecture for optoelectronic VLSI circuits Berichte zur Rechnerarchitektur |
| title | A superscalar integer processor architecture for optoelectronic VLSI circuits |
| title_auth | A superscalar integer processor architecture for optoelectronic VLSI circuits |
| title_exact_search | A superscalar integer processor architecture for optoelectronic VLSI circuits |
| title_full | A superscalar integer processor architecture for optoelectronic VLSI circuits Dietmar Fey and Marko Degenkolb |
| title_fullStr | A superscalar integer processor architecture for optoelectronic VLSI circuits Dietmar Fey and Marko Degenkolb |
| title_full_unstemmed | A superscalar integer processor architecture for optoelectronic VLSI circuits Dietmar Fey and Marko Degenkolb |
| title_short | A superscalar integer processor architecture for optoelectronic VLSI circuits |
| title_sort | a superscalar integer processor architecture for optoelectronic vlsi circuits |
| volume_link | (DE-604)BV010841142 |
| work_keys_str_mv | AT feydietmar asuperscalarintegerprocessorarchitectureforoptoelectronicvlsicircuits AT degenkolbmarko asuperscalarintegerprocessorarchitectureforoptoelectronicvlsicircuits |