Reasoning in Boolean networks: logic synthesis and verification using testing techniques
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Boston
Kluwer
1997
|
| Schriftenreihe: | Frontiers in electronic testing
9 |
| Schlagworte: | |
| Beschreibung: | XV, 230 S. Ill. |
| ISBN: | 0792399218 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV011744713 | ||
| 003 | DE-604 | ||
| 005 | 19980324 | ||
| 007 | t | ||
| 008 | 980202s1997 a||| |||| 00||| eng d | ||
| 020 | |a 0792399218 |9 0-7923-9921-8 | ||
| 035 | |a (OCoLC)36900886 | ||
| 035 | |a (DE-599)BVBBV011744713 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.39/5 |2 21 | |
| 084 | |a ELT 468f |2 stub | ||
| 100 | 1 | |a Kunz, Wolfgang |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Reasoning in Boolean networks |b logic synthesis and verification using testing techniques |c by Wolfgang Kunz and Dominik Stoffel |
| 264 | 1 | |a Boston |b Kluwer |c 1997 | |
| 300 | |a XV, 230 S. |b Ill. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Frontiers in electronic testing |v 9 | |
| 650 | 7 | |a Analyse multiéchelle |2 rasuqam | |
| 650 | 7 | |a Circuit intégré à très grande échelle |2 rasuqam | |
| 650 | 7 | |a Circuit numérique |2 rasuqam | |
| 650 | 7 | |a Conception assistée par ordinateur |2 rasuqam | |
| 650 | 7 | |a Datenverarbeitung |2 swd | |
| 650 | 7 | |a Integrierte Schaltung |2 swd | |
| 650 | 7 | |a Logischer Entwurf |2 swd | |
| 650 | 7 | |a Réseau booléen |2 rasuqam | |
| 650 | 7 | |a Schaltungsentwurf |2 swd | |
| 650 | 7 | |a Synthèse logique |2 rasuqam | |
| 650 | 7 | |a Testen |2 swd | |
| 650 | 7 | |a VLSI |2 swd | |
| 650 | 7 | |a Verifikation |2 swd | |
| 650 | 7 | |a Vérification formelle |2 rasuqam | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Integrated circuits |x Verification |x Data processing | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Testing |x Data processing | |
| 650 | 4 | |a Logic design |x Data processing | |
| 700 | 1 | |a Stoffel, Dominik |d 1966- |e Verfasser |0 (DE-588)122135156 |4 aut | |
| 830 | 0 | |a Frontiers in electronic testing |v 9 |w (DE-604)BV010836129 |9 9 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007923909 | ||
Datensatz im Suchindex
| _version_ | 1804126286822506496 |
|---|---|
| any_adam_object | |
| author | Kunz, Wolfgang Stoffel, Dominik 1966- |
| author_GND | (DE-588)122135156 |
| author_facet | Kunz, Wolfgang Stoffel, Dominik 1966- |
| author_role | aut aut |
| author_sort | Kunz, Wolfgang |
| author_variant | w k wk d s ds |
| building | Verbundindex |
| bvnumber | BV011744713 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_tum | ELT 468f |
| ctrlnum | (OCoLC)36900886 (DE-599)BVBBV011744713 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01884nam a2200541 cb4500</leader><controlfield tag="001">BV011744713</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19980324 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">980202s1997 a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792399218</subfield><subfield code="9">0-7923-9921-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)36900886</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV011744713</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 468f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kunz, Wolfgang</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Reasoning in Boolean networks</subfield><subfield code="b">logic synthesis and verification using testing techniques</subfield><subfield code="c">by Wolfgang Kunz and Dominik Stoffel</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1997</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV, 230 S.</subfield><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Frontiers in electronic testing</subfield><subfield code="v">9</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Analyse multiéchelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit intégré à très grande échelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit numérique</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception assistée par ordinateur</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Datenverarbeitung</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Réseau booléen</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Synthèse logique</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Testen</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VLSI</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Verifikation</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Vérification formelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Stoffel, Dominik</subfield><subfield code="d">1966-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)122135156</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Frontiers in electronic testing</subfield><subfield code="v">9</subfield><subfield code="w">(DE-604)BV010836129</subfield><subfield code="9">9</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007923909</subfield></datafield></record></collection> |
| id | DE-604.BV011744713 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:15:03Z |
| institution | BVB |
| isbn | 0792399218 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007923909 |
| oclc_num | 36900886 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | XV, 230 S. Ill. |
| publishDate | 1997 |
| publishDateSearch | 1997 |
| publishDateSort | 1997 |
| publisher | Kluwer |
| record_format | marc |
| series | Frontiers in electronic testing |
| series2 | Frontiers in electronic testing |
| spelling | Kunz, Wolfgang Verfasser aut Reasoning in Boolean networks logic synthesis and verification using testing techniques by Wolfgang Kunz and Dominik Stoffel Boston Kluwer 1997 XV, 230 S. Ill. txt rdacontent n rdamedia nc rdacarrier Frontiers in electronic testing 9 Analyse multiéchelle rasuqam Circuit intégré à très grande échelle rasuqam Circuit numérique rasuqam Conception assistée par ordinateur rasuqam Datenverarbeitung swd Integrierte Schaltung swd Logischer Entwurf swd Réseau booléen rasuqam Schaltungsentwurf swd Synthèse logique rasuqam Testen swd VLSI swd Verifikation swd Vérification formelle rasuqam Datenverarbeitung Integrated circuits Verification Data processing Integrated circuits Very large scale integration Testing Data processing Logic design Data processing Stoffel, Dominik 1966- Verfasser (DE-588)122135156 aut Frontiers in electronic testing 9 (DE-604)BV010836129 9 |
| spellingShingle | Kunz, Wolfgang Stoffel, Dominik 1966- Reasoning in Boolean networks logic synthesis and verification using testing techniques Frontiers in electronic testing Analyse multiéchelle rasuqam Circuit intégré à très grande échelle rasuqam Circuit numérique rasuqam Conception assistée par ordinateur rasuqam Datenverarbeitung swd Integrierte Schaltung swd Logischer Entwurf swd Réseau booléen rasuqam Schaltungsentwurf swd Synthèse logique rasuqam Testen swd VLSI swd Verifikation swd Vérification formelle rasuqam Datenverarbeitung Integrated circuits Verification Data processing Integrated circuits Very large scale integration Testing Data processing Logic design Data processing |
| title | Reasoning in Boolean networks logic synthesis and verification using testing techniques |
| title_auth | Reasoning in Boolean networks logic synthesis and verification using testing techniques |
| title_exact_search | Reasoning in Boolean networks logic synthesis and verification using testing techniques |
| title_full | Reasoning in Boolean networks logic synthesis and verification using testing techniques by Wolfgang Kunz and Dominik Stoffel |
| title_fullStr | Reasoning in Boolean networks logic synthesis and verification using testing techniques by Wolfgang Kunz and Dominik Stoffel |
| title_full_unstemmed | Reasoning in Boolean networks logic synthesis and verification using testing techniques by Wolfgang Kunz and Dominik Stoffel |
| title_short | Reasoning in Boolean networks |
| title_sort | reasoning in boolean networks logic synthesis and verification using testing techniques |
| title_sub | logic synthesis and verification using testing techniques |
| topic | Analyse multiéchelle rasuqam Circuit intégré à très grande échelle rasuqam Circuit numérique rasuqam Conception assistée par ordinateur rasuqam Datenverarbeitung swd Integrierte Schaltung swd Logischer Entwurf swd Réseau booléen rasuqam Schaltungsentwurf swd Synthèse logique rasuqam Testen swd VLSI swd Verifikation swd Vérification formelle rasuqam Datenverarbeitung Integrated circuits Verification Data processing Integrated circuits Very large scale integration Testing Data processing Logic design Data processing |
| topic_facet | Analyse multiéchelle Circuit intégré à très grande échelle Circuit numérique Conception assistée par ordinateur Datenverarbeitung Integrierte Schaltung Logischer Entwurf Réseau booléen Schaltungsentwurf Synthèse logique Testen VLSI Verifikation Vérification formelle Integrated circuits Verification Data processing Integrated circuits Very large scale integration Testing Data processing Logic design Data processing |
| volume_link | (DE-604)BV010836129 |
| work_keys_str_mv | AT kunzwolfgang reasoninginbooleannetworkslogicsynthesisandverificationusingtestingtechniques AT stoffeldominik reasoninginbooleannetworkslogicsynthesisandverificationusingtestingtechniques |