VLSI design techniques for analog and digital circuits:
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Buch |
Sprache: | Undetermined |
Veröffentlicht: |
New York [u.a.]
McGraw-Hill
1990
|
Schriftenreihe: | McGraw-Hill series in materials science and enigneering
|
Schlagworte: | |
Beschreibung: | Literaturangaben |
Beschreibung: | XV, 969 S. Ill., zahlr. graph. Darst. |
ISBN: | 0071007288 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV011195665 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 970212s1990 ad|| |||| 00||| und d | ||
020 | |a 0071007288 |9 0-07-100728-8 | ||
035 | |a (DE-599)BVBBV011195665 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | |a und | ||
100 | 1 | |a Geiger, Randall L. |e Verfasser |4 aut | |
245 | 1 | 0 | |a VLSI design techniques for analog and digital circuits |c Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader |
264 | 1 | |a New York [u.a.] |b McGraw-Hill |c 1990 | |
300 | |a XV, 969 S. |b Ill., zahlr. graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a McGraw-Hill series in materials science and enigneering | |
500 | |a Literaturangaben | ||
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 1 | |8 2\p |5 DE-604 | |
700 | 1 | |a Allen, Phillip E. |e Verfasser |0 (DE-588)1032939591 |4 aut | |
700 | 1 | |a Strader, Noel R. |e Verfasser |4 aut | |
999 | |a oai:aleph.bib-bvb.de:BVB01-007509483 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804125692935274496 |
---|---|
any_adam_object | |
author | Geiger, Randall L. Allen, Phillip E. Strader, Noel R. |
author_GND | (DE-588)1032939591 |
author_facet | Geiger, Randall L. Allen, Phillip E. Strader, Noel R. |
author_role | aut aut aut |
author_sort | Geiger, Randall L. |
author_variant | r l g rl rlg p e a pe pea n r s nr nrs |
building | Verbundindex |
bvnumber | BV011195665 |
ctrlnum | (DE-599)BVBBV011195665 |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01559nam a2200409 c 4500</leader><controlfield tag="001">BV011195665</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">970212s1990 ad|| |||| 00||| und d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0071007288</subfield><subfield code="9">0-07-100728-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV011195665</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Geiger, Randall L.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI design techniques for analog and digital circuits</subfield><subfield code="c">Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York [u.a.]</subfield><subfield code="b">McGraw-Hill</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV, 969 S.</subfield><subfield code="b">Ill., zahlr. graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">McGraw-Hill series in materials science and enigneering</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Allen, Phillip E.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1032939591</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Strader, Noel R.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007509483</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV011195665 |
illustrated | Illustrated |
indexdate | 2024-07-09T18:05:36Z |
institution | BVB |
isbn | 0071007288 |
language | Undetermined |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007509483 |
open_access_boolean | |
physical | XV, 969 S. Ill., zahlr. graph. Darst. |
publishDate | 1990 |
publishDateSearch | 1990 |
publishDateSort | 1990 |
publisher | McGraw-Hill |
record_format | marc |
series2 | McGraw-Hill series in materials science and enigneering |
spelling | Geiger, Randall L. Verfasser aut VLSI design techniques for analog and digital circuits Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader New York [u.a.] McGraw-Hill 1990 XV, 969 S. Ill., zahlr. graph. Darst. txt rdacontent n rdamedia nc rdacarrier McGraw-Hill series in materials science and enigneering Literaturangaben VLSI (DE-588)4117388-0 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf VLSI (DE-588)4117388-0 s Integrierte Schaltung (DE-588)4027242-4 s 1\p DE-604 Entwurf (DE-588)4121208-3 s 2\p DE-604 Allen, Phillip E. Verfasser (DE-588)1032939591 aut Strader, Noel R. Verfasser aut 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Geiger, Randall L. Allen, Phillip E. Strader, Noel R. VLSI design techniques for analog and digital circuits VLSI (DE-588)4117388-0 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Entwurf (DE-588)4121208-3 gnd |
subject_GND | (DE-588)4117388-0 (DE-588)4027242-4 (DE-588)4121208-3 |
title | VLSI design techniques for analog and digital circuits |
title_auth | VLSI design techniques for analog and digital circuits |
title_exact_search | VLSI design techniques for analog and digital circuits |
title_full | VLSI design techniques for analog and digital circuits Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader |
title_fullStr | VLSI design techniques for analog and digital circuits Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader |
title_full_unstemmed | VLSI design techniques for analog and digital circuits Randall L. Geiger ; Phillip E. Allen ; Noel R. Strader |
title_short | VLSI design techniques for analog and digital circuits |
title_sort | vlsi design techniques for analog and digital circuits |
topic | VLSI (DE-588)4117388-0 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Entwurf (DE-588)4121208-3 gnd |
topic_facet | VLSI Integrierte Schaltung Entwurf |
work_keys_str_mv | AT geigerrandalll vlsidesigntechniquesforanaloganddigitalcircuits AT allenphillipe vlsidesigntechniquesforanaloganddigitalcircuits AT stradernoelr vlsidesigntechniquesforanaloganddigitalcircuits |