HPP: a high performance PRAM
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Saarbrücken [u.a.]
Sonderforschungsbereich 124
1996
|
| Schriftenreihe: | Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht
1996,2 |
| Beschreibung: | 14 Bl. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV011021221 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 961024s1996 |||| 00||| engod | ||
| 035 | |a (OCoLC)258082587 | ||
| 035 | |a (DE-599)BVBBV011021221 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 100 | 1 | |a Formella, Arno |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a HPP |b a high performance PRAM |c Arno Formella ; Jörg Keller ; Thomas Walle |
| 264 | 1 | |a Saarbrücken [u.a.] |b Sonderforschungsbereich 124 |c 1996 | |
| 300 | |a 14 Bl. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht |v 1996,2 | |
| 700 | 1 | |a Keller, Jörg |e Verfasser |4 aut | |
| 700 | 1 | |a Walle, Thomas |e Verfasser |4 aut | |
| 830 | 0 | |a Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht |v 1996,2 |w (DE-604)BV006185478 |9 1996,2 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007378425 | ||
Datensatz im Suchindex
| _version_ | 1804125510376095744 |
|---|---|
| any_adam_object | |
| author | Formella, Arno Keller, Jörg Walle, Thomas |
| author_facet | Formella, Arno Keller, Jörg Walle, Thomas |
| author_role | aut aut aut |
| author_sort | Formella, Arno |
| author_variant | a f af j k jk t w tw |
| building | Verbundindex |
| bvnumber | BV011021221 |
| ctrlnum | (OCoLC)258082587 (DE-599)BVBBV011021221 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01075nam a2200289 cb4500</leader><controlfield tag="001">BV011021221</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">961024s1996 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)258082587</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV011021221</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Formella, Arno</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">HPP</subfield><subfield code="b">a high performance PRAM</subfield><subfield code="c">Arno Formella ; Jörg Keller ; Thomas Walle</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Saarbrücken [u.a.]</subfield><subfield code="b">Sonderforschungsbereich 124</subfield><subfield code="c">1996</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">14 Bl.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht</subfield><subfield code="v">1996,2</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Keller, Jörg</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Walle, Thomas</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht</subfield><subfield code="v">1996,2</subfield><subfield code="w">(DE-604)BV006185478</subfield><subfield code="9">1996,2</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007378425</subfield></datafield></record></collection> |
| id | DE-604.BV011021221 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T18:02:42Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007378425 |
| oclc_num | 258082587 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | 14 Bl. |
| publishDate | 1996 |
| publishDateSearch | 1996 |
| publishDateSort | 1996 |
| publisher | Sonderforschungsbereich 124 |
| record_format | marc |
| series | Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht |
| series2 | Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht |
| spelling | Formella, Arno Verfasser aut HPP a high performance PRAM Arno Formella ; Jörg Keller ; Thomas Walle Saarbrücken [u.a.] Sonderforschungsbereich 124 1996 14 Bl. txt rdacontent n rdamedia nc rdacarrier Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht 1996,2 Keller, Jörg Verfasser aut Walle, Thomas Verfasser aut Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht 1996,2 (DE-604)BV006185478 1996,2 |
| spellingShingle | Formella, Arno Keller, Jörg Walle, Thomas HPP a high performance PRAM Sonderforschungsbereich VLSI-Entwurfsmethoden und Parallelität <Saarbrücken; Kaiserslautern>: SFB-Bericht |
| title | HPP a high performance PRAM |
| title_auth | HPP a high performance PRAM |
| title_exact_search | HPP a high performance PRAM |
| title_full | HPP a high performance PRAM Arno Formella ; Jörg Keller ; Thomas Walle |
| title_fullStr | HPP a high performance PRAM Arno Formella ; Jörg Keller ; Thomas Walle |
| title_full_unstemmed | HPP a high performance PRAM Arno Formella ; Jörg Keller ; Thomas Walle |
| title_short | HPP |
| title_sort | hpp a high performance pram |
| title_sub | a high performance PRAM |
| volume_link | (DE-604)BV006185478 |
| work_keys_str_mv | AT formellaarno hppahighperformancepram AT kellerjorg hppahighperformancepram AT wallethomas hppahighperformancepram |