The unique features of PIM k: a parallel inference machine with hierarchical cache system
Abstract: "This paper presents the unique features of a multiprocessor system, its hierarchical cache system, dedicated debug supports and performance evaluation mechanisms. For the hierachical cache system, we present general consideration to extend a well known one-level cache protocol for th...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Tokyo, Japan
1992
|
| Schriftenreihe: | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report
767 |
| Schlagworte: | |
| Zusammenfassung: | Abstract: "This paper presents the unique features of a multiprocessor system, its hierarchical cache system, dedicated debug supports and performance evaluation mechanisms. For the hierachical cache system, we present general consideration to extend a well known one-level cache protocol for the two-level cache. The new feature of it is a special replacement algorithm which keeps multi-level-inclusion property. For the second feature, we present novel mechanisms by which we can debug and evaluate the multiprocessor effectively. The mechanisms guarantee the same consequence with the same input." |
| Beschreibung: | 15 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010956738 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 960919s1992 |||| 00||| engod | ||
| 035 | |a (OCoLC)27424372 | ||
| 035 | |a (DE-599)BVBBV010956738 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G | ||
| 100 | 1 | |a Asano, Shigehiro |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a The unique features of PIM k |b a parallel inference machine with hierarchical cache system |c by S. Asano, S. Isobe & H. Sakai |
| 264 | 1 | |a Tokyo, Japan |c 1992 | |
| 300 | |a 15 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report |v 767 | |
| 520 | 3 | |a Abstract: "This paper presents the unique features of a multiprocessor system, its hierarchical cache system, dedicated debug supports and performance evaluation mechanisms. For the hierachical cache system, we present general consideration to extend a well known one-level cache protocol for the two-level cache. The new feature of it is a special replacement algorithm which keeps multi-level-inclusion property. For the second feature, we present novel mechanisms by which we can debug and evaluate the multiprocessor effectively. The mechanisms guarantee the same consequence with the same input." | |
| 650 | 4 | |a Fifth generation computers | |
| 650 | 4 | |a Multiprocessors | |
| 650 | 4 | |a Parallel processing (Electronic computers) | |
| 700 | 1 | |a Isobe, Shouzou |e Verfasser |4 aut | |
| 700 | 1 | |a Sakai, Hiroshi |e Verfasser |4 aut | |
| 830 | 0 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report |v 767 |w (DE-604)BV010923438 |9 767 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007328837 | ||
Datensatz im Suchindex
| _version_ | 1804125444012769280 |
|---|---|
| any_adam_object | |
| author | Asano, Shigehiro Isobe, Shouzou Sakai, Hiroshi |
| author_facet | Asano, Shigehiro Isobe, Shouzou Sakai, Hiroshi |
| author_role | aut aut aut |
| author_sort | Asano, Shigehiro |
| author_variant | s a sa s i si h s hs |
| building | Verbundindex |
| bvnumber | BV010956738 |
| ctrlnum | (OCoLC)27424372 (DE-599)BVBBV010956738 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01777nam a2200337 cb4500</leader><controlfield tag="001">BV010956738</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">960919s1992 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)27424372</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010956738</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Asano, Shigehiro</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The unique features of PIM k</subfield><subfield code="b">a parallel inference machine with hierarchical cache system</subfield><subfield code="c">by S. Asano, S. Isobe & H. Sakai</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Tokyo, Japan</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">15 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report</subfield><subfield code="v">767</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "This paper presents the unique features of a multiprocessor system, its hierarchical cache system, dedicated debug supports and performance evaluation mechanisms. For the hierachical cache system, we present general consideration to extend a well known one-level cache protocol for the two-level cache. The new feature of it is a special replacement algorithm which keeps multi-level-inclusion property. For the second feature, we present novel mechanisms by which we can debug and evaluate the multiprocessor effectively. The mechanisms guarantee the same consequence with the same input."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Fifth generation computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Multiprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Isobe, Shouzou</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sakai, Hiroshi</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report</subfield><subfield code="v">767</subfield><subfield code="w">(DE-604)BV010923438</subfield><subfield code="9">767</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007328837</subfield></datafield></record></collection> |
| id | DE-604.BV010956738 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T18:01:39Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007328837 |
| oclc_num | 27424372 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | 15 S. |
| publishDate | 1992 |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| record_format | marc |
| series | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report |
| series2 | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report |
| spelling | Asano, Shigehiro Verfasser aut The unique features of PIM k a parallel inference machine with hierarchical cache system by S. Asano, S. Isobe & H. Sakai Tokyo, Japan 1992 15 S. txt rdacontent n rdamedia nc rdacarrier Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report 767 Abstract: "This paper presents the unique features of a multiprocessor system, its hierarchical cache system, dedicated debug supports and performance evaluation mechanisms. For the hierachical cache system, we present general consideration to extend a well known one-level cache protocol for the two-level cache. The new feature of it is a special replacement algorithm which keeps multi-level-inclusion property. For the second feature, we present novel mechanisms by which we can debug and evaluate the multiprocessor effectively. The mechanisms guarantee the same consequence with the same input." Fifth generation computers Multiprocessors Parallel processing (Electronic computers) Isobe, Shouzou Verfasser aut Sakai, Hiroshi Verfasser aut Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report 767 (DE-604)BV010923438 767 |
| spellingShingle | Asano, Shigehiro Isobe, Shouzou Sakai, Hiroshi The unique features of PIM k a parallel inference machine with hierarchical cache system Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report Fifth generation computers Multiprocessors Parallel processing (Electronic computers) |
| title | The unique features of PIM k a parallel inference machine with hierarchical cache system |
| title_auth | The unique features of PIM k a parallel inference machine with hierarchical cache system |
| title_exact_search | The unique features of PIM k a parallel inference machine with hierarchical cache system |
| title_full | The unique features of PIM k a parallel inference machine with hierarchical cache system by S. Asano, S. Isobe & H. Sakai |
| title_fullStr | The unique features of PIM k a parallel inference machine with hierarchical cache system by S. Asano, S. Isobe & H. Sakai |
| title_full_unstemmed | The unique features of PIM k a parallel inference machine with hierarchical cache system by S. Asano, S. Isobe & H. Sakai |
| title_short | The unique features of PIM k |
| title_sort | the unique features of pim k a parallel inference machine with hierarchical cache system |
| title_sub | a parallel inference machine with hierarchical cache system |
| topic | Fifth generation computers Multiprocessors Parallel processing (Electronic computers) |
| topic_facet | Fifth generation computers Multiprocessors Parallel processing (Electronic computers) |
| volume_link | (DE-604)BV010923438 |
| work_keys_str_mv | AT asanoshigehiro theuniquefeaturesofpimkaparallelinferencemachinewithhierarchicalcachesystem AT isobeshouzou theuniquefeaturesofpimkaparallelinferencemachinewithhierarchicalcachesystem AT sakaihiroshi theuniquefeaturesofpimkaparallelinferencemachinewithhierarchicalcachesystem |