Abstract: "CAD systems that can quickly produce quality designs are needed for the expanding VLSI market. This paper presents a cooperative design mechanism in a cooperative logic design expert system on a multiprocessor, co-LODEX. co-LODEX accepts constraints on area and speed, and outputs a C...

Ausführliche Beschreibung

Bibliographische Detailangaben

Format:	Buch
Sprache:	English
Veröffentlicht:	Tokyo, Japan 1990
Schriftenreihe:	Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical report 567
Schlagworte:	Expert systems (Computer science) Logic, Symbolic and mathematical Multiprocessors Reasoning
Zusammenfassung:	Abstract: "CAD systems that can quickly produce quality designs are needed for the expanding VLSI market. This paper presents a cooperative design mechanism in a cooperative logic design expert system on a multiprocessor, co-LODEX. co-LODEX accepts constraints on area and speed, and outputs a CMOS standard cell netlist that satisfies the constraints. Short turnaround is expected through the combination of parallel processing by several processors and their cooperation. The cooperative design mechanism is based on an evaluation-redesign mechanism using assumption-based reasoning within a single processor. Design alternatives are considered as assumptions and constraint violations as contradictions Redesign is implemented as contradiction resolution. The evaluate-redesign cycle repeats itself until the design satisfies the specified constraints. co-LODEX divides the whole circuit to be designed into subcircuits in advance and designs each subcircuit on each processor to take advantage of parallel processing. Global evaluation-redesign takes place by processors exchanging design results in terms of gate counts and delays (in case of success) or justifications for constraint violations (in case of failure) Experimental results on the cooperative design algorithm suggest that the number of iterations is considerably reduced. It is observed that the number of iterations through cooperation is less than half that for the sequential evaluation-redesign algorithm.
Beschreibung:	15, [6] S. graph. Darst.