Verification of systolic arrays in M2L(Str):
Abstract: "VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular second- order logic,...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Passau
1996
|
| Schriftenreihe: | Universität <Passau> / Fakultät für Mathematik und Informatik: MIP
1996,13 |
| Schlagworte: | |
| Zusammenfassung: | Abstract: "VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular second- order logic, and presents fully automatic verification of pipeline properties for an example from the literature." |
| Beschreibung: | 29, 4 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010907983 | ||
| 003 | DE-604 | ||
| 007 | t| | ||
| 008 | 960821s1996 xx d||| |||| 00||| eng d | ||
| 035 | |a (OCoLC)38179130 | ||
| 035 | |a (DE-599)BVBBV010907983 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-154 |a DE-739 |a DE-12 |a DE-91G |a DE-384 |a DE-634 | ||
| 100 | 1 | |a Margaria, Tiziana |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Verification of systolic arrays in M2L(Str) |c Tiziana Margaria |
| 264 | 1 | |a Passau |c 1996 | |
| 300 | |a 29, 4 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Universität <Passau> / Fakultät für Mathematik und Informatik: MIP |v 1996,13 | |
| 520 | 3 | |a Abstract: "VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular second- order logic, and presents fully automatic verification of pipeline properties for an example from the literature." | |
| 650 | 4 | |a Mathematisches Modell | |
| 650 | 4 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Mathematical models | |
| 650 | 4 | |a Systolic array circuits |x Mathematical models | |
| 650 | 0 | 7 | |a Theoretische Informatik |0 (DE-588)4196735-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Informatik |0 (DE-588)4026894-9 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Mathematik |0 (DE-588)4037944-9 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Theoretische Informatik |0 (DE-588)4196735-5 |D s |
| 689 | 0 | 1 | |a Informatik |0 (DE-588)4026894-9 |D s |
| 689 | 0 | 2 | |a Mathematik |0 (DE-588)4037944-9 |D s |
| 689 | 0 | |5 DE-604 | |
| 810 | 2 | |a Fakultät für Mathematik und Informatik: MIP |t Universität <Passau> |v 1996,13 |w (DE-604)BV000905393 |9 1996,13 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-007296242 | |
Datensatz im Suchindex
| _version_ | 1820882317644660736 |
|---|---|
| adam_text | |
| any_adam_object | |
| author | Margaria, Tiziana |
| author_facet | Margaria, Tiziana |
| author_role | aut |
| author_sort | Margaria, Tiziana |
| author_variant | t m tm |
| building | Verbundindex |
| bvnumber | BV010907983 |
| classification_rvk | SS 5600 |
| ctrlnum | (OCoLC)38179130 (DE-599)BVBBV010907983 |
| discipline | Informatik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV010907983</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">960821s1996 xx d||| |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)38179130</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010907983</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-154</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-12</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-384</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Margaria, Tiziana</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verification of systolic arrays in M2L(Str)</subfield><subfield code="c">Tiziana Margaria</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Passau</subfield><subfield code="c">1996</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">29, 4 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Universität <Passau> / Fakultät für Mathematik und Informatik: MIP</subfield><subfield code="v">1996,13</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular second- order logic, and presents fully automatic verification of pipeline properties for an example from the literature."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systolic array circuits</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Theoretische Informatik</subfield><subfield code="0">(DE-588)4196735-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Informatik</subfield><subfield code="0">(DE-588)4026894-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mathematik</subfield><subfield code="0">(DE-588)4037944-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Theoretische Informatik</subfield><subfield code="0">(DE-588)4196735-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Informatik</subfield><subfield code="0">(DE-588)4026894-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Mathematik</subfield><subfield code="0">(DE-588)4037944-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Fakultät für Mathematik und Informatik: MIP</subfield><subfield code="t">Universität <Passau></subfield><subfield code="v">1996,13</subfield><subfield code="w">(DE-604)BV000905393</subfield><subfield code="9">1996,13</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007296242</subfield></datafield></record></collection> |
| id | DE-604.BV010907983 |
| illustrated | Illustrated |
| indexdate | 2025-01-10T17:04:59Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007296242 |
| oclc_num | 38179130 |
| open_access_boolean | |
| owner | DE-154 DE-739 DE-12 DE-91G DE-BY-TUM DE-384 DE-634 |
| owner_facet | DE-154 DE-739 DE-12 DE-91G DE-BY-TUM DE-384 DE-634 |
| physical | 29, 4 S. graph. Darst. |
| publishDate | 1996 |
| publishDateSearch | 1996 |
| publishDateSort | 1996 |
| record_format | marc |
| series2 | Universität <Passau> / Fakultät für Mathematik und Informatik: MIP |
| spelling | Margaria, Tiziana Verfasser aut Verification of systolic arrays in M2L(Str) Tiziana Margaria Passau 1996 29, 4 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Universität <Passau> / Fakultät für Mathematik und Informatik: MIP 1996,13 Abstract: "VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular second- order logic, and presents fully automatic verification of pipeline properties for an example from the literature." Mathematisches Modell Integrated circuits Verification Integrated circuits Very large scale integration Mathematical models Systolic array circuits Mathematical models Theoretische Informatik (DE-588)4196735-5 gnd rswk-swf Informatik (DE-588)4026894-9 gnd rswk-swf Mathematik (DE-588)4037944-9 gnd rswk-swf Theoretische Informatik (DE-588)4196735-5 s Informatik (DE-588)4026894-9 s Mathematik (DE-588)4037944-9 s DE-604 Fakultät für Mathematik und Informatik: MIP Universität <Passau> 1996,13 (DE-604)BV000905393 1996,13 |
| spellingShingle | Margaria, Tiziana Verification of systolic arrays in M2L(Str) Mathematisches Modell Integrated circuits Verification Integrated circuits Very large scale integration Mathematical models Systolic array circuits Mathematical models Theoretische Informatik (DE-588)4196735-5 gnd Informatik (DE-588)4026894-9 gnd Mathematik (DE-588)4037944-9 gnd |
| subject_GND | (DE-588)4196735-5 (DE-588)4026894-9 (DE-588)4037944-9 |
| title | Verification of systolic arrays in M2L(Str) |
| title_auth | Verification of systolic arrays in M2L(Str) |
| title_exact_search | Verification of systolic arrays in M2L(Str) |
| title_full | Verification of systolic arrays in M2L(Str) Tiziana Margaria |
| title_fullStr | Verification of systolic arrays in M2L(Str) Tiziana Margaria |
| title_full_unstemmed | Verification of systolic arrays in M2L(Str) Tiziana Margaria |
| title_short | Verification of systolic arrays in M2L(Str) |
| title_sort | verification of systolic arrays in m2l str |
| topic | Mathematisches Modell Integrated circuits Verification Integrated circuits Very large scale integration Mathematical models Systolic array circuits Mathematical models Theoretische Informatik (DE-588)4196735-5 gnd Informatik (DE-588)4026894-9 gnd Mathematik (DE-588)4037944-9 gnd |
| topic_facet | Mathematisches Modell Integrated circuits Verification Integrated circuits Very large scale integration Mathematical models Systolic array circuits Mathematical models Theoretische Informatik Informatik Mathematik |
| volume_link | (DE-604)BV000905393 |
| work_keys_str_mv | AT margariatiziana verificationofsystolicarraysinm2lstr |