VHDL for logic synthesis: an introductory guide for achieving design requirements
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
London [u.a.]
McGraw-Hill
1995
|
| Schriftenreihe: | Computer engineering
|
| Schlagworte: | |
| Beschreibung: | VIII, 254 S. Ill., graph. Darst. |
| ISBN: | 0077090926 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV010768877 | ||
| 003 | DE-604 | ||
| 005 | 20010906 | ||
| 007 | t | ||
| 008 | 960523s1995 ad|| |||| 00||| engod | ||
| 020 | |a 0077090926 |9 0-07-709092-6 | ||
| 035 | |a (OCoLC)32698560 | ||
| 035 | |a (DE-599)BVBBV010768877 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 050 | 0 | |a TK7885.7 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 084 | |a ZN 5400 |0 (DE-625)157454: |2 rvk | ||
| 084 | |a DAT 190f |2 stub | ||
| 100 | 1 | |a Rushton, Andrew |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VHDL for logic synthesis |b an introductory guide for achieving design requirements |c Andrew Rushton |
| 264 | 1 | |a London [u.a.] |b McGraw-Hill |c 1995 | |
| 300 | |a VIII, 254 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Computer engineering | |
| 650 | 7 | |a CAO |2 inriac | |
| 650 | 7 | |a Conception assistée par ordinateur |2 ram | |
| 650 | 7 | |a Structure logique - Informatique |2 ram | |
| 650 | 7 | |a VHDL (langage de description de matériel informatique) |2 ram | |
| 650 | 7 | |a VHDL |2 inriac | |
| 650 | 7 | |a langage description matériel |2 inriac | |
| 650 | 7 | |a synthèse logique |2 inriac | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Computer-aided design | |
| 650 | 4 | |a Logic design |x Data processing | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007191419 | ||
Datensatz im Suchindex
| _version_ | 1804125248926253056 |
|---|---|
| any_adam_object | |
| author | Rushton, Andrew |
| author_facet | Rushton, Andrew |
| author_role | aut |
| author_sort | Rushton, Andrew |
| author_variant | a r ar |
| building | Verbundindex |
| bvnumber | BV010768877 |
| callnumber-first | T - Technology |
| callnumber-label | TK7885 |
| callnumber-raw | TK7885.7 |
| callnumber-search | TK7885.7 |
| callnumber-sort | TK 47885.7 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 250 ZN 5400 |
| classification_tum | DAT 190f |
| ctrlnum | (OCoLC)32698560 (DE-599)BVBBV010768877 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01616nam a2200493 c 4500</leader><controlfield tag="001">BV010768877</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20010906 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">960523s1995 ad|| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0077090926</subfield><subfield code="9">0-07-709092-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)32698560</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010768877</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7885.7</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5400</subfield><subfield code="0">(DE-625)157454:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Rushton, Andrew</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VHDL for logic synthesis</subfield><subfield code="b">an introductory guide for achieving design requirements</subfield><subfield code="c">Andrew Rushton</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London [u.a.]</subfield><subfield code="b">McGraw-Hill</subfield><subfield code="c">1995</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VIII, 254 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Computer engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">CAO</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception assistée par ordinateur</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Structure logique - Informatique</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VHDL (langage de description de matériel informatique)</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VHDL</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">langage description matériel</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">synthèse logique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007191419</subfield></datafield></record></collection> |
| id | DE-604.BV010768877 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T17:58:33Z |
| institution | BVB |
| isbn | 0077090926 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007191419 |
| oclc_num | 32698560 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | VIII, 254 S. Ill., graph. Darst. |
| publishDate | 1995 |
| publishDateSearch | 1995 |
| publishDateSort | 1995 |
| publisher | McGraw-Hill |
| record_format | marc |
| series2 | Computer engineering |
| spelling | Rushton, Andrew Verfasser aut VHDL for logic synthesis an introductory guide for achieving design requirements Andrew Rushton London [u.a.] McGraw-Hill 1995 VIII, 254 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Computer engineering CAO inriac Conception assistée par ordinateur ram Structure logique - Informatique ram VHDL (langage de description de matériel informatique) ram VHDL inriac langage description matériel inriac synthèse logique inriac Datenverarbeitung Computer-aided design Logic design Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd rswk-swf VHDL (DE-588)4254792-1 s DE-604 |
| spellingShingle | Rushton, Andrew VHDL for logic synthesis an introductory guide for achieving design requirements CAO inriac Conception assistée par ordinateur ram Structure logique - Informatique ram VHDL (langage de description de matériel informatique) ram VHDL inriac langage description matériel inriac synthèse logique inriac Datenverarbeitung Computer-aided design Logic design Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd |
| subject_GND | (DE-588)4254792-1 |
| title | VHDL for logic synthesis an introductory guide for achieving design requirements |
| title_auth | VHDL for logic synthesis an introductory guide for achieving design requirements |
| title_exact_search | VHDL for logic synthesis an introductory guide for achieving design requirements |
| title_full | VHDL for logic synthesis an introductory guide for achieving design requirements Andrew Rushton |
| title_fullStr | VHDL for logic synthesis an introductory guide for achieving design requirements Andrew Rushton |
| title_full_unstemmed | VHDL for logic synthesis an introductory guide for achieving design requirements Andrew Rushton |
| title_short | VHDL for logic synthesis |
| title_sort | vhdl for logic synthesis an introductory guide for achieving design requirements |
| title_sub | an introductory guide for achieving design requirements |
| topic | CAO inriac Conception assistée par ordinateur ram Structure logique - Informatique ram VHDL (langage de description de matériel informatique) ram VHDL inriac langage description matériel inriac synthèse logique inriac Datenverarbeitung Computer-aided design Logic design Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd |
| topic_facet | CAO Conception assistée par ordinateur Structure logique - Informatique VHDL (langage de description de matériel informatique) VHDL langage description matériel synthèse logique Datenverarbeitung Computer-aided design Logic design Data processing VHDL (Computer hardware description language) |
| work_keys_str_mv | AT rushtonandrew vhdlforlogicsynthesisanintroductoryguideforachievingdesignrequirements |