On the design of a correct freeness analysis for logic programs:
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Utrecht
Dep. of Philos., Utrecht Univ.
1995
|
| Schriftenreihe: | Rijksuniversiteit <Utrecht> / Logic Group: Logic Group preprint series
145 |
| Beschreibung: | 28 S. |
| ISBN: | 9039311420 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010520121 | ||
| 003 | DE-604 | ||
| 005 | 19960301 | ||
| 007 | t | ||
| 008 | 951212s1995 |||| 00||| eng d | ||
| 020 | |a 9039311420 |9 90-393-1142-0 | ||
| 035 | |a (OCoLC)69008076 | ||
| 035 | |a (DE-599)BVBBV010520121 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29 | ||
| 084 | |a CC 2500 |0 (DE-625)17609: |2 rvk | ||
| 084 | |a 5,1 |2 ssgn | ||
| 245 | 1 | 0 | |a On the design of a correct freeness analysis for logic programs |c M. Codish ... A. Visser, ed. |
| 264 | 1 | |a Utrecht |b Dep. of Philos., Utrecht Univ. |c 1995 | |
| 300 | |a 28 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Rijksuniversiteit <Utrecht> / Logic Group: Logic Group preprint series |v 145 | |
| 700 | 1 | |a Codish, Michael |e Sonstige |4 oth | |
| 700 | 1 | |a Visser, Albert |e Sonstige |4 oth | |
| 810 | 2 | |a Logic Group: Logic Group preprint series |t Rijksuniversiteit <Utrecht> |v 145 |w (DE-604)BV008923249 |9 145 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007013049 | ||
Datensatz im Suchindex
| _version_ | 1804124988629843968 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV010520121 |
| classification_rvk | CC 2500 |
| ctrlnum | (OCoLC)69008076 (DE-599)BVBBV010520121 |
| discipline | Philosophie |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01067nam a2200313 cb4500</leader><controlfield tag="001">BV010520121</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19960301 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">951212s1995 |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9039311420</subfield><subfield code="9">90-393-1142-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)69008076</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010520121</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">CC 2500</subfield><subfield code="0">(DE-625)17609:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">5,1</subfield><subfield code="2">ssgn</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">On the design of a correct freeness analysis for logic programs</subfield><subfield code="c">M. Codish ... A. Visser, ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Utrecht</subfield><subfield code="b">Dep. of Philos., Utrecht Univ.</subfield><subfield code="c">1995</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">28 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Rijksuniversiteit <Utrecht> / Logic Group: Logic Group preprint series</subfield><subfield code="v">145</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Codish, Michael</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Visser, Albert</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Logic Group: Logic Group preprint series</subfield><subfield code="t">Rijksuniversiteit <Utrecht></subfield><subfield code="v">145</subfield><subfield code="w">(DE-604)BV008923249</subfield><subfield code="9">145</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007013049</subfield></datafield></record></collection> |
| id | DE-604.BV010520121 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:54:25Z |
| institution | BVB |
| isbn | 9039311420 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007013049 |
| oclc_num | 69008076 |
| open_access_boolean | |
| owner | DE-29 |
| owner_facet | DE-29 |
| physical | 28 S. |
| publishDate | 1995 |
| publishDateSearch | 1995 |
| publishDateSort | 1995 |
| publisher | Dep. of Philos., Utrecht Univ. |
| record_format | marc |
| series2 | Rijksuniversiteit <Utrecht> / Logic Group: Logic Group preprint series |
| spelling | On the design of a correct freeness analysis for logic programs M. Codish ... A. Visser, ed. Utrecht Dep. of Philos., Utrecht Univ. 1995 28 S. txt rdacontent n rdamedia nc rdacarrier Rijksuniversiteit <Utrecht> / Logic Group: Logic Group preprint series 145 Codish, Michael Sonstige oth Visser, Albert Sonstige oth Logic Group: Logic Group preprint series Rijksuniversiteit <Utrecht> 145 (DE-604)BV008923249 145 |
| spellingShingle | On the design of a correct freeness analysis for logic programs |
| title | On the design of a correct freeness analysis for logic programs |
| title_auth | On the design of a correct freeness analysis for logic programs |
| title_exact_search | On the design of a correct freeness analysis for logic programs |
| title_full | On the design of a correct freeness analysis for logic programs M. Codish ... A. Visser, ed. |
| title_fullStr | On the design of a correct freeness analysis for logic programs M. Codish ... A. Visser, ed. |
| title_full_unstemmed | On the design of a correct freeness analysis for logic programs M. Codish ... A. Visser, ed. |
| title_short | On the design of a correct freeness analysis for logic programs |
| title_sort | on the design of a correct freeness analysis for logic programs |
| volume_link | (DE-604)BV008923249 |
| work_keys_str_mv | AT codishmichael onthedesignofacorrectfreenessanalysisforlogicprograms AT visseralbert onthedesignofacorrectfreenessanalysisforlogicprograms |