A formal basis for the analysis of circuit timing:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Edinburgh
1983
|
| Schriftenreihe: | University <Edinburgh> / Department of Computer Science: Internal report
138 |
| Schlagworte: | |
| Beschreibung: | 26 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010434764 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 951019s1983 |||| 00||| engod | ||
| 035 | |a (OCoLC)62074062 | ||
| 035 | |a (DE-599)BVBBV010434764 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G | ||
| 100 | 1 | |a Milne, George J. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a A formal basis for the analysis of circuit timing |
| 264 | 1 | |a Edinburgh |c 1983 | |
| 300 | |a 26 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a University <Edinburgh> / Department of Computer Science: Internal report |v 138 | |
| 650 | 4 | |a Electric circuit analysis | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration | |
| 810 | 2 | |a Department of Computer Science: Internal report |t University <Edinburgh> |v 138 |w (DE-604)BV006185380 |9 138 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-006953396 | ||
Datensatz im Suchindex
| _version_ | 1804124867563356160 |
|---|---|
| any_adam_object | |
| author | Milne, George J. |
| author_facet | Milne, George J. |
| author_role | aut |
| author_sort | Milne, George J. |
| author_variant | g j m gj gjm |
| building | Verbundindex |
| bvnumber | BV010434764 |
| ctrlnum | (OCoLC)62074062 (DE-599)BVBBV010434764 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00953nam a2200289 cb4500</leader><controlfield tag="001">BV010434764</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">951019s1983 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)62074062</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010434764</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Milne, George J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A formal basis for the analysis of circuit timing</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Edinburgh</subfield><subfield code="c">1983</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">26 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">University <Edinburgh> / Department of Computer Science: Internal report</subfield><subfield code="v">138</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electric circuit analysis</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Department of Computer Science: Internal report</subfield><subfield code="t">University <Edinburgh></subfield><subfield code="v">138</subfield><subfield code="w">(DE-604)BV006185380</subfield><subfield code="9">138</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006953396</subfield></datafield></record></collection> |
| id | DE-604.BV010434764 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:52:29Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006953396 |
| oclc_num | 62074062 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | 26 S. |
| publishDate | 1983 |
| publishDateSearch | 1983 |
| publishDateSort | 1983 |
| record_format | marc |
| series2 | University <Edinburgh> / Department of Computer Science: Internal report |
| spelling | Milne, George J. Verfasser aut A formal basis for the analysis of circuit timing Edinburgh 1983 26 S. txt rdacontent n rdamedia nc rdacarrier University <Edinburgh> / Department of Computer Science: Internal report 138 Electric circuit analysis Integrated circuits Very large scale integration Department of Computer Science: Internal report University <Edinburgh> 138 (DE-604)BV006185380 138 |
| spellingShingle | Milne, George J. A formal basis for the analysis of circuit timing Electric circuit analysis Integrated circuits Very large scale integration |
| title | A formal basis for the analysis of circuit timing |
| title_auth | A formal basis for the analysis of circuit timing |
| title_exact_search | A formal basis for the analysis of circuit timing |
| title_full | A formal basis for the analysis of circuit timing |
| title_fullStr | A formal basis for the analysis of circuit timing |
| title_full_unstemmed | A formal basis for the analysis of circuit timing |
| title_short | A formal basis for the analysis of circuit timing |
| title_sort | a formal basis for the analysis of circuit timing |
| topic | Electric circuit analysis Integrated circuits Very large scale integration |
| topic_facet | Electric circuit analysis Integrated circuits Very large scale integration |
| volume_link | (DE-604)BV006185380 |
| work_keys_str_mv | AT milnegeorgej aformalbasisfortheanalysisofcircuittiming |