A HOL semantics for a subset of ELLA:

Abstract: "Formal verification is an important tool in the design of computer systems, especially when the systems are safety or security critical. However, the formal techniques currently available are not well integrated into the set of tools more traditionally used by designers. This work is...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Boulton, Richard J. (VerfasserIn)
Format: Buch
Sprache:English
Veröffentlicht: Cambridge 1992
Schriftenreihe:Computer Laboratory <Cambridge>: Technical report 254
Schlagworte:
Zusammenfassung:Abstract: "Formal verification is an important tool in the design of computer systems, especially when the systems are safety or security critical. However, the formal techniques currently available are not well integrated into the set of tools more traditionally used by designers. This work is aimed at improving the integration by providing a formal semantics for a subset of the hardware description language ELLA, and by supporting this semantics in the HOL theorem proving system, which has been used extensively for hardware verification. A semantics for a subset of ELLA is described, and an outline of a proof of the equivalence of parallel and recursive implementations of an n-bit adder is given as an illustration of the semantics
The proof has been performed in an extension of the HOL system. Some proof tools written to support the verification are also described.
Beschreibung:104 S.

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand!