A formalisation of the VHDL simulation cycle:
Abstract: "The VHSIC Hardware Description Language (VHDL) has been gaining wide acceptance as a unifying HDL. It is, however, still a language in which the only way of validating a design is by careful simulation. With the aim of better understanding VHDL's particular simulation process an...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge
1992
|
| Schriftenreihe: | Computer Laboratory <Cambridge>: Technical report
249 |
| Schlagworte: | |
| Zusammenfassung: | Abstract: "The VHSIC Hardware Description Language (VHDL) has been gaining wide acceptance as a unifying HDL. It is, however, still a language in which the only way of validating a design is by careful simulation. With the aim of better understanding VHDL's particular simulation process and eventually reasoning about it, we have developed a formalisation of VHDL's simulation cycle for a subset of the language. It has also been possible to embed our semantics in the Cambridge Higher-Order Logic (HOL) system and derive interesting properties about specific VHDL programs." |
| Beschreibung: | 24 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010411561 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 951006s1992 |||| 00||| engod | ||
| 035 | |a (OCoLC)27028395 | ||
| 035 | |a (DE-599)BVBBV010411561 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-19 | ||
| 100 | 1 | |a Van Tassel, John P. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a A formalisation of the VHDL simulation cycle |
| 264 | 1 | |a Cambridge |c 1992 | |
| 300 | |a 24 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Computer Laboratory <Cambridge>: Technical report |v 249 | |
| 520 | 3 | |a Abstract: "The VHSIC Hardware Description Language (VHDL) has been gaining wide acceptance as a unifying HDL. It is, however, still a language in which the only way of validating a design is by careful simulation. With the aim of better understanding VHDL's particular simulation process and eventually reasoning about it, we have developed a formalisation of VHDL's simulation cycle for a subset of the language. It has also been possible to embed our semantics in the Cambridge Higher-Order Logic (HOL) system and derive interesting properties about specific VHDL programs." | |
| 650 | 7 | |a Computer hardware |2 sigle | |
| 650 | 7 | |a Computer software |2 sigle | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 830 | 0 | |a Computer Laboratory <Cambridge>: Technical report |v 249 |w (DE-604)BV004055605 |9 249 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-006933498 | ||
Datensatz im Suchindex
| _version_ | 1804124839924989952 |
|---|---|
| any_adam_object | |
| author | Van Tassel, John P. |
| author_facet | Van Tassel, John P. |
| author_role | aut |
| author_sort | Van Tassel, John P. |
| author_variant | t j p v tjp tjpv |
| building | Verbundindex |
| bvnumber | BV010411561 |
| ctrlnum | (OCoLC)27028395 (DE-599)BVBBV010411561 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01534nam a2200313 cb4500</leader><controlfield tag="001">BV010411561</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">951006s1992 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)27028395</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010411561</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-19</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Van Tassel, John P.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A formalisation of the VHDL simulation cycle</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">24 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Computer Laboratory <Cambridge>: Technical report</subfield><subfield code="v">249</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "The VHSIC Hardware Description Language (VHDL) has been gaining wide acceptance as a unifying HDL. It is, however, still a language in which the only way of validating a design is by careful simulation. With the aim of better understanding VHDL's particular simulation process and eventually reasoning about it, we have developed a formalisation of VHDL's simulation cycle for a subset of the language. It has also been possible to embed our semantics in the Cambridge Higher-Order Logic (HOL) system and derive interesting properties about specific VHDL programs."</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer hardware</subfield><subfield code="2">sigle</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software</subfield><subfield code="2">sigle</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Computer Laboratory <Cambridge>: Technical report</subfield><subfield code="v">249</subfield><subfield code="w">(DE-604)BV004055605</subfield><subfield code="9">249</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006933498</subfield></datafield></record></collection> |
| id | DE-604.BV010411561 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:52:03Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006933498 |
| oclc_num | 27028395 |
| open_access_boolean | |
| owner | DE-19 DE-BY-UBM |
| owner_facet | DE-19 DE-BY-UBM |
| physical | 24 S. |
| publishDate | 1992 |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| record_format | marc |
| series | Computer Laboratory <Cambridge>: Technical report |
| series2 | Computer Laboratory <Cambridge>: Technical report |
| spelling | Van Tassel, John P. Verfasser aut A formalisation of the VHDL simulation cycle Cambridge 1992 24 S. txt rdacontent n rdamedia nc rdacarrier Computer Laboratory <Cambridge>: Technical report 249 Abstract: "The VHSIC Hardware Description Language (VHDL) has been gaining wide acceptance as a unifying HDL. It is, however, still a language in which the only way of validating a design is by careful simulation. With the aim of better understanding VHDL's particular simulation process and eventually reasoning about it, we have developed a formalisation of VHDL's simulation cycle for a subset of the language. It has also been possible to embed our semantics in the Cambridge Higher-Order Logic (HOL) system and derive interesting properties about specific VHDL programs." Computer hardware sigle Computer software sigle VHDL (Computer hardware description language) Computer Laboratory <Cambridge>: Technical report 249 (DE-604)BV004055605 249 |
| spellingShingle | Van Tassel, John P. A formalisation of the VHDL simulation cycle Computer Laboratory <Cambridge>: Technical report Computer hardware sigle Computer software sigle VHDL (Computer hardware description language) |
| title | A formalisation of the VHDL simulation cycle |
| title_auth | A formalisation of the VHDL simulation cycle |
| title_exact_search | A formalisation of the VHDL simulation cycle |
| title_full | A formalisation of the VHDL simulation cycle |
| title_fullStr | A formalisation of the VHDL simulation cycle |
| title_full_unstemmed | A formalisation of the VHDL simulation cycle |
| title_short | A formalisation of the VHDL simulation cycle |
| title_sort | a formalisation of the vhdl simulation cycle |
| topic | Computer hardware sigle Computer software sigle VHDL (Computer hardware description language) |
| topic_facet | Computer hardware Computer software VHDL (Computer hardware description language) |
| volume_link | (DE-604)BV004055605 |
| work_keys_str_mv | AT vantasseljohnp aformalisationofthevhdlsimulationcycle |