Performance driven placement and routing algorithms:
Abstract: "As technology advances, the effect of intra-module delays become less significant, while the effect of inter-module interconnection delays become more prominent. Also, as power dissipation becomes an important issue in VLSI design, it is desirable for the signals to arrive at the inp...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Urbana, Ill.
Univ.
1994
|
| Schlagworte: | |
| Zusammenfassung: | Abstract: "As technology advances, the effect of intra-module delays become less significant, while the effect of inter-module interconnection delays become more prominent. Also, as power dissipation becomes an important issue in VLSI design, it is desirable for the signals to arrive at the inputs of the modules at the same time in order to reduce the number of unwanted transient switches. To minimize the signal arrival times at the primary ouput pins and the signal skews at the inputs of the modules, we developed a net-based performance driven placement algorithm and a path-based performance driven placement algorithm. As chip architectures become more specific (e.g., FPGA), it is important to consider the physical design information during logic design steps. Therefore, we developed a placement driven technology mapping algorithm for FPGA circuits. Finally, as technology advances, interconnection wires are placed in closer proximity and circuits operate at higher frequencies. Consequently, reduction in crosstalks between interconnection wires becomes an important consideration in VLSI design. To satisfy the crosstalk constraints and to minimize the total crosstalk among all the nets in a design, we developed a track permutation algorithm for gridded channel routing problems. We also developed a wire segment assignment algorithm for both channel routing problems and switchbox routing problems. The experimental results indicate that our algorithms are very promising." |
| Beschreibung: | Zugl.: Urbana, Ill., Univ., Diss., 1994 |
| Beschreibung: | XII, 145 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV010223332 | ||
| 003 | DE-604 | ||
| 005 | 19950629 | ||
| 007 | t | ||
| 008 | 950619s1994 |||| 00||| engod | ||
| 035 | |a (OCoLC)31689786 | ||
| 035 | |a (DE-599)BVBBV010223332 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G | ||
| 082 | 0 | |a 510.78 | |
| 084 | |a DAT 537d |2 stub | ||
| 088 | |a UIUCDCS R 94 1873 | ||
| 088 | |a UILU ENG 94 1727 | ||
| 100 | 1 | |a Gao, Tong |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Performance driven placement and routing algorithms |c by Tong Gao |
| 246 | 1 | 3 | |a UIUCDCS R 94 1873 |
| 246 | 1 | 3 | |a UILU ENG 94 1727 |
| 264 | 1 | |a Urbana, Ill. |b Univ. |c 1994 | |
| 300 | |a XII, 145 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Zugl.: Urbana, Ill., Univ., Diss., 1994 | ||
| 520 | 3 | |a Abstract: "As technology advances, the effect of intra-module delays become less significant, while the effect of inter-module interconnection delays become more prominent. Also, as power dissipation becomes an important issue in VLSI design, it is desirable for the signals to arrive at the inputs of the modules at the same time in order to reduce the number of unwanted transient switches. To minimize the signal arrival times at the primary ouput pins and the signal skews at the inputs of the modules, we developed a net-based performance driven placement algorithm and a path-based performance driven placement algorithm. As chip architectures become more specific (e.g., FPGA), it is important to consider the physical design information during logic design steps. Therefore, we developed a placement driven technology mapping algorithm for FPGA circuits. Finally, as technology advances, interconnection wires are placed in closer proximity and circuits operate at higher frequencies. Consequently, reduction in crosstalks between interconnection wires becomes an important consideration in VLSI design. To satisfy the crosstalk constraints and to minimize the total crosstalk among all the nets in a design, we developed a track permutation algorithm for gridded channel routing problems. We also developed a wire segment assignment algorithm for both channel routing problems and switchbox routing problems. The experimental results indicate that our algorithms are very promising." | |
| 650 | 4 | |a Computer-aided design | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-006794549 | ||
Datensatz im Suchindex
| _version_ | 1804124633283166208 |
|---|---|
| any_adam_object | |
| author | Gao, Tong |
| author_facet | Gao, Tong |
| author_role | aut |
| author_sort | Gao, Tong |
| author_variant | t g tg |
| building | Verbundindex |
| bvnumber | BV010223332 |
| classification_tum | DAT 537d |
| ctrlnum | (OCoLC)31689786 (DE-599)BVBBV010223332 |
| dewey-full | 510.78 |
| dewey-hundreds | 500 - Natural sciences and mathematics |
| dewey-ones | 510 - Mathematics |
| dewey-raw | 510.78 |
| dewey-search | 510.78 |
| dewey-sort | 3510.78 |
| dewey-tens | 510 - Mathematics |
| discipline | Informatik Mathematik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02443nam a2200349 c 4500</leader><controlfield tag="001">BV010223332</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19950629 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">950619s1994 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)31689786</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010223332</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">510.78</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 537d</subfield><subfield code="2">stub</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">UIUCDCS R 94 1873</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">UILU ENG 94 1727</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Gao, Tong</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Performance driven placement and routing algorithms</subfield><subfield code="c">by Tong Gao</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">UIUCDCS R 94 1873</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">UILU ENG 94 1727</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Urbana, Ill.</subfield><subfield code="b">Univ.</subfield><subfield code="c">1994</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 145 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Urbana, Ill., Univ., Diss., 1994</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "As technology advances, the effect of intra-module delays become less significant, while the effect of inter-module interconnection delays become more prominent. Also, as power dissipation becomes an important issue in VLSI design, it is desirable for the signals to arrive at the inputs of the modules at the same time in order to reduce the number of unwanted transient switches. To minimize the signal arrival times at the primary ouput pins and the signal skews at the inputs of the modules, we developed a net-based performance driven placement algorithm and a path-based performance driven placement algorithm. As chip architectures become more specific (e.g., FPGA), it is important to consider the physical design information during logic design steps. Therefore, we developed a placement driven technology mapping algorithm for FPGA circuits. Finally, as technology advances, interconnection wires are placed in closer proximity and circuits operate at higher frequencies. Consequently, reduction in crosstalks between interconnection wires becomes an important consideration in VLSI design. To satisfy the crosstalk constraints and to minimize the total crosstalk among all the nets in a design, we developed a track permutation algorithm for gridded channel routing problems. We also developed a wire segment assignment algorithm for both channel routing problems and switchbox routing problems. The experimental results indicate that our algorithms are very promising."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided design</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006794549</subfield></datafield></record></collection> |
| id | DE-604.BV010223332 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:48:46Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006794549 |
| oclc_num | 31689786 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | XII, 145 S. |
| publishDate | 1994 |
| publishDateSearch | 1994 |
| publishDateSort | 1994 |
| publisher | Univ. |
| record_format | marc |
| spelling | Gao, Tong Verfasser aut Performance driven placement and routing algorithms by Tong Gao UIUCDCS R 94 1873 UILU ENG 94 1727 Urbana, Ill. Univ. 1994 XII, 145 S. txt rdacontent n rdamedia nc rdacarrier Zugl.: Urbana, Ill., Univ., Diss., 1994 Abstract: "As technology advances, the effect of intra-module delays become less significant, while the effect of inter-module interconnection delays become more prominent. Also, as power dissipation becomes an important issue in VLSI design, it is desirable for the signals to arrive at the inputs of the modules at the same time in order to reduce the number of unwanted transient switches. To minimize the signal arrival times at the primary ouput pins and the signal skews at the inputs of the modules, we developed a net-based performance driven placement algorithm and a path-based performance driven placement algorithm. As chip architectures become more specific (e.g., FPGA), it is important to consider the physical design information during logic design steps. Therefore, we developed a placement driven technology mapping algorithm for FPGA circuits. Finally, as technology advances, interconnection wires are placed in closer proximity and circuits operate at higher frequencies. Consequently, reduction in crosstalks between interconnection wires becomes an important consideration in VLSI design. To satisfy the crosstalk constraints and to minimize the total crosstalk among all the nets in a design, we developed a track permutation algorithm for gridded channel routing problems. We also developed a wire segment assignment algorithm for both channel routing problems and switchbox routing problems. The experimental results indicate that our algorithms are very promising." Computer-aided design |
| spellingShingle | Gao, Tong Performance driven placement and routing algorithms Computer-aided design |
| title | Performance driven placement and routing algorithms |
| title_alt | UIUCDCS R 94 1873 UILU ENG 94 1727 |
| title_auth | Performance driven placement and routing algorithms |
| title_exact_search | Performance driven placement and routing algorithms |
| title_full | Performance driven placement and routing algorithms by Tong Gao |
| title_fullStr | Performance driven placement and routing algorithms by Tong Gao |
| title_full_unstemmed | Performance driven placement and routing algorithms by Tong Gao |
| title_short | Performance driven placement and routing algorithms |
| title_sort | performance driven placement and routing algorithms |
| topic | Computer-aided design |
| topic_facet | Computer-aided design |
| work_keys_str_mv | AT gaotong performancedrivenplacementandroutingalgorithms AT gaotong uiucdcsr941873 AT gaotong uilueng941727 |