Logic design theory:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Englewood Cliffs, NJ
Prentice Hall
1993
|
Schlagworte: | |
Beschreibung: | XIII, 306 S. graph. Darst. |
ISBN: | 013524398X |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV009653064 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 940614s1993 d||| |||| 00||| eng d | ||
020 | |a 013524398X |9 0-13-524398-X | ||
035 | |a (OCoLC)831399623 | ||
035 | |a (DE-599)BVBBV009653064 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-188 | ||
050 | 0 | |a TK7888.4 | |
082 | 0 | |a 621.39/5 |2 20 | |
100 | 1 | |a Biswas, Nripendra N. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Logic design theory |c Nripendra N. Biswas |
264 | 1 | |a Englewood Cliffs, NJ |b Prentice Hall |c 1993 | |
300 | |a XIII, 306 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 7 | |a Circuitos logicos |2 larpcal | |
650 | 7 | |a Logica matematica |2 larpcal | |
650 | 4 | |a Logic design | |
650 | 4 | |a Logic, Symbolic and mathematical | |
650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a CAD |0 (DE-588)4069794-0 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 1 | |5 DE-188 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-006382418 |
Datensatz im Suchindex
_version_ | 1804123995992227840 |
---|---|
any_adam_object | |
author | Biswas, Nripendra N. |
author_facet | Biswas, Nripendra N. |
author_role | aut |
author_sort | Biswas, Nripendra N. |
author_variant | n n b nn nnb |
building | Verbundindex |
bvnumber | BV009653064 |
callnumber-first | T - Technology |
callnumber-label | TK7888 |
callnumber-raw | TK7888.4 |
callnumber-search | TK7888.4 |
callnumber-sort | TK 47888.4 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
ctrlnum | (OCoLC)831399623 (DE-599)BVBBV009653064 |
dewey-full | 621.39/5 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.39/5 |
dewey-search | 621.39/5 |
dewey-sort | 3621.39 15 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01276nam a2200421 c 4500</leader><controlfield tag="001">BV009653064</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940614s1993 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">013524398X</subfield><subfield code="9">0-13-524398-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)831399623</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009653064</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-188</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.4</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Biswas, Nripendra N.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic design theory</subfield><subfield code="c">Nripendra N. Biswas</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Englewood Cliffs, NJ</subfield><subfield code="b">Prentice Hall</subfield><subfield code="c">1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 306 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuitos logicos</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logica matematica</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic, Symbolic and mathematical</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-188</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006382418</subfield></datafield></record></collection> |
id | DE-604.BV009653064 |
illustrated | Illustrated |
indexdate | 2024-07-09T17:38:38Z |
institution | BVB |
isbn | 013524398X |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006382418 |
oclc_num | 831399623 |
open_access_boolean | |
owner | DE-188 |
owner_facet | DE-188 |
physical | XIII, 306 S. graph. Darst. |
publishDate | 1993 |
publishDateSearch | 1993 |
publishDateSort | 1993 |
publisher | Prentice Hall |
record_format | marc |
spelling | Biswas, Nripendra N. Verfasser aut Logic design theory Nripendra N. Biswas Englewood Cliffs, NJ Prentice Hall 1993 XIII, 306 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Circuitos logicos larpcal Logica matematica larpcal Logic design Logic, Symbolic and mathematical CAD (DE-588)4069794-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf CAD (DE-588)4069794-0 s DE-604 VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s DE-188 |
spellingShingle | Biswas, Nripendra N. Logic design theory Circuitos logicos larpcal Logica matematica larpcal Logic design Logic, Symbolic and mathematical CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
subject_GND | (DE-588)4069794-0 (DE-588)4117388-0 (DE-588)4121208-3 |
title | Logic design theory |
title_auth | Logic design theory |
title_exact_search | Logic design theory |
title_full | Logic design theory Nripendra N. Biswas |
title_fullStr | Logic design theory Nripendra N. Biswas |
title_full_unstemmed | Logic design theory Nripendra N. Biswas |
title_short | Logic design theory |
title_sort | logic design theory |
topic | Circuitos logicos larpcal Logica matematica larpcal Logic design Logic, Symbolic and mathematical CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
topic_facet | Circuitos logicos Logica matematica Logic design Logic, Symbolic and mathematical CAD VLSI Entwurf |
work_keys_str_mv | AT biswasnripendran logicdesigntheory |