Formal methods in circuit design:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge [u.a.]
Cambridge Univ. Press
1993
|
| Ausgabe: | 1. publ. |
| Schriftenreihe: | Cambridge tracts in theoretical computer science
37 |
| Schlagworte: | |
| Beschreibung: | Literaturverz. S. 171 - 190 |
| Beschreibung: | XIII, 193 S. graph. Darst. |
| ISBN: | 0521443369 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV009534556 | ||
| 003 | DE-604 | ||
| 005 | 19960409 | ||
| 007 | t | ||
| 008 | 940311s1993 d||| |||| 00||| eng d | ||
| 020 | |a 0521443369 |9 0-521-44336-9 | ||
| 035 | |a (OCoLC)30034774 | ||
| 035 | |a (DE-599)BVBBV009534556 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-739 |a DE-634 | ||
| 050 | 0 | |a TK7874.75 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a DAT 195f |2 stub | ||
| 100 | 1 | |a Stavridou, Victoria |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Formal methods in circuit design |c V. Stavridou |
| 250 | |a 1. publ. | ||
| 264 | 1 | |a Cambridge [u.a.] |b Cambridge Univ. Press |c 1993 | |
| 300 | |a XIII, 193 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Cambridge tracts in theoretical computer science |v 37 | |
| 500 | |a Literaturverz. S. 171 - 190 | ||
| 650 | 7 | |a CAO VLSI |2 inriac | |
| 650 | 7 | |a Circuits intégrés numériques - Conception et construction |2 ram | |
| 650 | 7 | |a Circuits intégrés à très grande échelle - Essais - Informatique |2 ram | |
| 650 | 7 | |a Circuits intégrés à très grande échelle |2 ram | |
| 650 | 7 | |a Conception assistée par ordinateur |2 ram | |
| 650 | 7 | |a Logiciels - Vérification |2 ram | |
| 650 | 7 | |a OBJ3 |2 inriac | |
| 650 | 7 | |a Théorèmes - Démonstration automatique |2 ram | |
| 650 | 7 | |a conception circuit |2 inriac | |
| 650 | 7 | |a méthode formelle |2 inriac | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Testing |x Data processing | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Methode |0 (DE-588)4038971-6 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 1 | |a Methode |0 (DE-588)4038971-6 |D s |
| 689 | 0 | |5 DE-604 | |
| 830 | 0 | |a Cambridge tracts in theoretical computer science |v 37 |w (DE-604)BV000754528 |9 37 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-006296246 | ||
Datensatz im Suchindex
| _version_ | 1804123872333660160 |
|---|---|
| any_adam_object | |
| author | Stavridou, Victoria |
| author_facet | Stavridou, Victoria |
| author_role | aut |
| author_sort | Stavridou, Victoria |
| author_variant | v s vs |
| building | Verbundindex |
| bvnumber | BV009534556 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.75 |
| callnumber-search | TK7874.75 |
| callnumber-sort | TK 47874.75 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| classification_tum | DAT 195f |
| ctrlnum | (OCoLC)30034774 (DE-599)BVBBV009534556 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. publ. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02118nam a2200565 cb4500</leader><controlfield tag="001">BV009534556</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19960409 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940311s1993 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0521443369</subfield><subfield code="9">0-521-44336-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)30034774</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009534556</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.75</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 195f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Stavridou, Victoria</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Formal methods in circuit design</subfield><subfield code="c">V. Stavridou</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge [u.a.]</subfield><subfield code="b">Cambridge Univ. Press</subfield><subfield code="c">1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 193 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Cambridge tracts in theoretical computer science</subfield><subfield code="v">37</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 171 - 190</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">CAO VLSI</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés numériques - Conception et construction</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés à très grande échelle - Essais - Informatique</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés à très grande échelle</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception assistée par ordinateur</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logiciels - Vérification</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">OBJ3</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Théorèmes - Démonstration automatique</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception circuit</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">méthode formelle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Methode</subfield><subfield code="0">(DE-588)4038971-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Methode</subfield><subfield code="0">(DE-588)4038971-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Cambridge tracts in theoretical computer science</subfield><subfield code="v">37</subfield><subfield code="w">(DE-604)BV000754528</subfield><subfield code="9">37</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006296246</subfield></datafield></record></collection> |
| id | DE-604.BV009534556 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T17:36:40Z |
| institution | BVB |
| isbn | 0521443369 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006296246 |
| oclc_num | 30034774 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-739 DE-634 |
| owner_facet | DE-91G DE-BY-TUM DE-739 DE-634 |
| physical | XIII, 193 S. graph. Darst. |
| publishDate | 1993 |
| publishDateSearch | 1993 |
| publishDateSort | 1993 |
| publisher | Cambridge Univ. Press |
| record_format | marc |
| series | Cambridge tracts in theoretical computer science |
| series2 | Cambridge tracts in theoretical computer science |
| spelling | Stavridou, Victoria Verfasser aut Formal methods in circuit design V. Stavridou 1. publ. Cambridge [u.a.] Cambridge Univ. Press 1993 XIII, 193 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Cambridge tracts in theoretical computer science 37 Literaturverz. S. 171 - 190 CAO VLSI inriac Circuits intégrés numériques - Conception et construction ram Circuits intégrés à très grande échelle - Essais - Informatique ram Circuits intégrés à très grande échelle ram Conception assistée par ordinateur ram Logiciels - Vérification ram OBJ3 inriac Théorèmes - Démonstration automatique ram conception circuit inriac méthode formelle inriac Datenverarbeitung Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Methode (DE-588)4038971-6 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 s Methode (DE-588)4038971-6 s DE-604 Cambridge tracts in theoretical computer science 37 (DE-604)BV000754528 37 |
| spellingShingle | Stavridou, Victoria Formal methods in circuit design Cambridge tracts in theoretical computer science CAO VLSI inriac Circuits intégrés numériques - Conception et construction ram Circuits intégrés à très grande échelle - Essais - Informatique ram Circuits intégrés à très grande échelle ram Conception assistée par ordinateur ram Logiciels - Vérification ram OBJ3 inriac Théorèmes - Démonstration automatique ram conception circuit inriac méthode formelle inriac Datenverarbeitung Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Schaltungsentwurf (DE-588)4179389-4 gnd Methode (DE-588)4038971-6 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4038971-6 |
| title | Formal methods in circuit design |
| title_auth | Formal methods in circuit design |
| title_exact_search | Formal methods in circuit design |
| title_full | Formal methods in circuit design V. Stavridou |
| title_fullStr | Formal methods in circuit design V. Stavridou |
| title_full_unstemmed | Formal methods in circuit design V. Stavridou |
| title_short | Formal methods in circuit design |
| title_sort | formal methods in circuit design |
| topic | CAO VLSI inriac Circuits intégrés numériques - Conception et construction ram Circuits intégrés à très grande échelle - Essais - Informatique ram Circuits intégrés à très grande échelle ram Conception assistée par ordinateur ram Logiciels - Vérification ram OBJ3 inriac Théorèmes - Démonstration automatique ram conception circuit inriac méthode formelle inriac Datenverarbeitung Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Schaltungsentwurf (DE-588)4179389-4 gnd Methode (DE-588)4038971-6 gnd |
| topic_facet | CAO VLSI Circuits intégrés numériques - Conception et construction Circuits intégrés à très grande échelle - Essais - Informatique Circuits intégrés à très grande échelle Conception assistée par ordinateur Logiciels - Vérification OBJ3 Théorèmes - Démonstration automatique conception circuit méthode formelle Datenverarbeitung Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Schaltungsentwurf Methode |
| volume_link | (DE-604)BV000754528 |
| work_keys_str_mv | AT stavridouvictoria formalmethodsincircuitdesign |