Algorithms for VLSI physical design automation:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Boston u.a.
Kluwer Acad. Publ.
1993
|
Schlagworte: | |
Beschreibung: | XXIV, 488 S. graph. Darst. |
ISBN: | 0792392949 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV009230857 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 940318s1993 xxud||| |||| 00||| engod | ||
020 | |a 0792392949 |9 0-7923-9294-9 | ||
035 | |a (OCoLC)26853202 | ||
035 | |a (DE-599)BVBBV009230857 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
044 | |a xxu |c XD-US | ||
049 | |a DE-91 |a DE-11 | ||
050 | 0 | |a TK7874.S455 1993 | |
082 | 0 | |a 621.39/5 |2 20 | |
082 | 0 | |a 621.39/5 20 | |
084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
084 | |a ELT 272f |2 stub | ||
100 | 1 | |a Sherwani, Naveed A. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Algorithms for VLSI physical design automation |c by Naveed A. Sherwani |
264 | 1 | |a Boston u.a. |b Kluwer Acad. Publ. |c 1993 | |
300 | |a XXIV, 488 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 4 | |a Integrated circuits -- Very large scale integration -- Computer-aided design | |
650 | 4 | |a Algorithms | |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Algorithmus |0 (DE-588)4001183-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 1 | 1 | |a Algorithmus |0 (DE-588)4001183-5 |D s |
689 | 1 | |8 1\p |5 DE-604 | |
689 | 2 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 2 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
689 | 2 | |8 2\p |5 DE-604 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-006139256 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804123675075543040 |
---|---|
any_adam_object | |
author | Sherwani, Naveed A. |
author_facet | Sherwani, Naveed A. |
author_role | aut |
author_sort | Sherwani, Naveed A. |
author_variant | n a s na nas |
building | Verbundindex |
bvnumber | BV009230857 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874.S455 1993 |
callnumber-search | TK7874.S455 1993 |
callnumber-sort | TK 47874 S455 41993 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ST 190 |
classification_tum | ELT 272f |
ctrlnum | (OCoLC)26853202 (DE-599)BVBBV009230857 |
dewey-full | 621.39/5 621.39/520 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.39/5 621.39/5 20 |
dewey-search | 621.39/5 621.39/5 20 |
dewey-sort | 3621.39 15 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01831nam a2200529 c 4500</leader><controlfield tag="001">BV009230857</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940318s1993 xxud||| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792392949</subfield><subfield code="9">0-7923-9294-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)26853202</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009230857</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">XD-US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.S455 1993</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5 20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sherwani, Naveed A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Algorithms for VLSI physical design automation</subfield><subfield code="c">by Naveed A. Sherwani</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer Acad. Publ.</subfield><subfield code="c">1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXIV, 488 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits -- Very large scale integration -- Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Algorithms</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006139256</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV009230857 |
illustrated | Illustrated |
indexdate | 2024-07-09T17:33:32Z |
institution | BVB |
isbn | 0792392949 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006139256 |
oclc_num | 26853202 |
open_access_boolean | |
owner | DE-91 DE-BY-TUM DE-11 |
owner_facet | DE-91 DE-BY-TUM DE-11 |
physical | XXIV, 488 S. graph. Darst. |
publishDate | 1993 |
publishDateSearch | 1993 |
publishDateSort | 1993 |
publisher | Kluwer Acad. Publ. |
record_format | marc |
spelling | Sherwani, Naveed A. Verfasser aut Algorithms for VLSI physical design automation by Naveed A. Sherwani Boston u.a. Kluwer Acad. Publ. 1993 XXIV, 488 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Integrated circuits -- Very large scale integration -- Computer-aided design Algorithms Entwurf (DE-588)4121208-3 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Algorithmus (DE-588)4001183-5 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s DE-604 Algorithmus (DE-588)4001183-5 s 1\p DE-604 Schaltungsentwurf (DE-588)4179389-4 s 2\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Sherwani, Naveed A. Algorithms for VLSI physical design automation Integrated circuits -- Very large scale integration -- Computer-aided design Algorithms Entwurf (DE-588)4121208-3 gnd Schaltungsentwurf (DE-588)4179389-4 gnd Algorithmus (DE-588)4001183-5 gnd VLSI (DE-588)4117388-0 gnd |
subject_GND | (DE-588)4121208-3 (DE-588)4179389-4 (DE-588)4001183-5 (DE-588)4117388-0 |
title | Algorithms for VLSI physical design automation |
title_auth | Algorithms for VLSI physical design automation |
title_exact_search | Algorithms for VLSI physical design automation |
title_full | Algorithms for VLSI physical design automation by Naveed A. Sherwani |
title_fullStr | Algorithms for VLSI physical design automation by Naveed A. Sherwani |
title_full_unstemmed | Algorithms for VLSI physical design automation by Naveed A. Sherwani |
title_short | Algorithms for VLSI physical design automation |
title_sort | algorithms for vlsi physical design automation |
topic | Integrated circuits -- Very large scale integration -- Computer-aided design Algorithms Entwurf (DE-588)4121208-3 gnd Schaltungsentwurf (DE-588)4179389-4 gnd Algorithmus (DE-588)4001183-5 gnd VLSI (DE-588)4117388-0 gnd |
topic_facet | Integrated circuits -- Very large scale integration -- Computer-aided design Algorithms Entwurf Schaltungsentwurf Algorithmus VLSI |
work_keys_str_mv | AT sherwaninaveeda algorithmsforvlsiphysicaldesignautomation |