Threshold logic: a synthesis approach:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge/Mass.
M.I.T. Pr.
1965
|
| Schriftenreihe: | Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs
32 |
| Schlagworte: | |
| Beschreibung: | XII, 256 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV009046372 | ||
| 003 | DE-604 | ||
| 005 | 20020727 | ||
| 007 | t| | ||
| 008 | 940227s1965 xx |||| 00||| eng d | ||
| 035 | |a (OCoLC)382339 | ||
| 035 | |a (DE-599)BVBBV009046372 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-12 |a DE-29T |a DE-91G | ||
| 050 | 0 | |a QA401 | |
| 082 | 0 | |a 621.381952 | |
| 100 | 1 | |a Dertouzos, Michael L. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Threshold logic: a synthesis approach |
| 264 | 1 | |a Cambridge/Mass. |b M.I.T. Pr. |c 1965 | |
| 300 | |a XII, 256 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs |v 32 | |
| 650 | 7 | |a Logica |2 gtt | |
| 650 | 4 | |a Logique de seuil | |
| 650 | 4 | |a Ordinateurs - Circuits | |
| 650 | 4 | |a Logik | |
| 650 | 4 | |a Electronic digital computers |x Circuits | |
| 650 | 4 | |a Threshold logic | |
| 650 | 0 | 7 | |a Schwellenwertlogik |0 (DE-588)4180488-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Schwellenwertlogik |0 (DE-588)4180488-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 830 | 0 | |a Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs |v 32 |w (DE-604)BV002783678 |9 32 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-005986863 | |
| 980 | 4 | |a (DE-12)AK05090466 | |
Datensatz im Suchindex
| _version_ | 1815710496575193088 |
|---|---|
| adam_text | |
| any_adam_object | |
| author | Dertouzos, Michael L. |
| author_facet | Dertouzos, Michael L. |
| author_role | aut |
| author_sort | Dertouzos, Michael L. |
| author_variant | m l d ml mld |
| building | Verbundindex |
| bvnumber | BV009046372 |
| callnumber-first | Q - Science |
| callnumber-label | QA401 |
| callnumber-raw | QA401 |
| callnumber-search | QA401 |
| callnumber-sort | QA 3401 |
| callnumber-subject | QA - Mathematics |
| ctrlnum | (OCoLC)382339 (DE-599)BVBBV009046372 |
| dewey-full | 621.381952 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381952 |
| dewey-search | 621.381952 |
| dewey-sort | 3621.381952 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV009046372</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20020727</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">940227s1965 xx |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)382339</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009046372</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-12</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-91G</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA401</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381952</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dertouzos, Michael L.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Threshold logic: a synthesis approach</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge/Mass.</subfield><subfield code="b">M.I.T. Pr.</subfield><subfield code="c">1965</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 256 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs</subfield><subfield code="v">32</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logica</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logique de seuil</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs - Circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logik</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Threshold logic</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schwellenwertlogik</subfield><subfield code="0">(DE-588)4180488-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schwellenwertlogik</subfield><subfield code="0">(DE-588)4180488-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs</subfield><subfield code="v">32</subfield><subfield code="w">(DE-604)BV002783678</subfield><subfield code="9">32</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005986863</subfield></datafield><datafield tag="980" ind1="4" ind2=" "><subfield code="a">(DE-12)AK05090466</subfield></datafield></record></collection> |
| id | DE-604.BV009046372 |
| illustrated | Not Illustrated |
| indexdate | 2024-11-14T15:01:05Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005986863 |
| oclc_num | 382339 |
| open_access_boolean | |
| owner | DE-12 DE-29T DE-91G DE-BY-TUM |
| owner_facet | DE-12 DE-29T DE-91G DE-BY-TUM |
| physical | XII, 256 S. |
| publishDate | 1965 |
| publishDateSearch | 1965 |
| publishDateSort | 1965 |
| publisher | M.I.T. Pr. |
| record_format | marc |
| series | Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs |
| series2 | Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs |
| spelling | Dertouzos, Michael L. Verfasser aut Threshold logic: a synthesis approach Cambridge/Mass. M.I.T. Pr. 1965 XII, 256 S. txt rdacontent n rdamedia nc rdacarrier Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs 32 Logica gtt Logique de seuil Ordinateurs - Circuits Logik Electronic digital computers Circuits Threshold logic Schwellenwertlogik (DE-588)4180488-0 gnd rswk-swf Schwellenwertlogik (DE-588)4180488-0 s DE-604 Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs 32 (DE-604)BV002783678 32 |
| spellingShingle | Dertouzos, Michael L. Threshold logic: a synthesis approach Massachusetts Institute of Technology <Cambridge, Mass.>: Research monographs Logica gtt Logique de seuil Ordinateurs - Circuits Logik Electronic digital computers Circuits Threshold logic Schwellenwertlogik (DE-588)4180488-0 gnd |
| subject_GND | (DE-588)4180488-0 |
| title | Threshold logic: a synthesis approach |
| title_auth | Threshold logic: a synthesis approach |
| title_exact_search | Threshold logic: a synthesis approach |
| title_full | Threshold logic: a synthesis approach |
| title_fullStr | Threshold logic: a synthesis approach |
| title_full_unstemmed | Threshold logic: a synthesis approach |
| title_short | Threshold logic: a synthesis approach |
| title_sort | threshold logic a synthesis approach |
| topic | Logica gtt Logique de seuil Ordinateurs - Circuits Logik Electronic digital computers Circuits Threshold logic Schwellenwertlogik (DE-588)4180488-0 gnd |
| topic_facet | Logica Logique de seuil Ordinateurs - Circuits Logik Electronic digital computers Circuits Threshold logic Schwellenwertlogik |
| volume_link | (DE-604)BV002783678 |
| work_keys_str_mv | AT dertouzosmichaell thresholdlogicasynthesisapproach |