Reduction of network cost and wiring in Ranade's butterfly routing:

Abstract: "The class of n-input butterfly networks is very important for the design of scalable parallel machines because of constant node degree, depth log n and the existence of routing algorithms capable of delivering n log n packets, forming a log n-relation (log n packets destined to each...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Cross, David (VerfasserIn), Drefenstedt, Reinhard (VerfasserIn), Keller, Jörg (VerfasserIn)
Format: Buch
Sprache:English
Veröffentlicht: Amsterdam 1992
Schriftenreihe:Centrum voor Wiskunde en Informatica <Amsterdam> / Department of Computer Science: Report CS 92,43
Schlagworte:
Zusammenfassung:Abstract: "The class of n-input butterfly networks is very important for the design of scalable parallel machines because of constant node degree, depth log n and the existence of routing algorithms capable of delivering n log n packets, forming a log n-relation (log n packets destined to each output), in time O(log n) with constant length buffers. Implementations however who ugly wiring. We present a method that, in comparison to the obvious implementation, reduces the number of chips and the number of links between chips in Ranade's butterfly routing by a factor of more than two. The chips remain connected as a butterfly network. This reduction in space simplifies cooling, power supply and allows for shorter links thus reducing wire delay."
Beschreibung:6 S.

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand!