Soft configurable wafer scale integration: design, implementation and yield analysis
Abstract: "Soft-Configurable Wafer Scale Integration uses software controlled switches to connect up the fault-free parts of a wafer. Compared to hard configuration, the soft configurable approach has the advantages of providing low-cost connections and runtime fault tolerance. The dissertation...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Stanford, Calif.
1990
|
| Schriftenreihe: | Stanford University / Computer Science Department: Report STAN CS
1334 |
| Schlagworte: | |
| Zusammenfassung: | Abstract: "Soft-Configurable Wafer Scale Integration uses software controlled switches to connect up the fault-free parts of a wafer. Compared to hard configuration, the soft configurable approach has the advantages of providing low-cost connections and runtime fault tolerance. The dissertation describes how to achieve soft configuration with high performance, presenting a pipelined memory system implemented using this approach. The yield of the prototype is evaluated in two phases. Fault simulation applies measured defect statistics to the layout to predict the yield of each circuit unit. These unit yields are combined to produce wafer yields using redundancy models appropriate to wafer scale integration The redundancy models constrain wafer yield by system requirements such as the minimum number of working circuit units, and whether these working units are distributed evenly around the wafer. Choice of redundancy model significantly affects the resulting wafer yield. |
| Beschreibung: | Zugl.: Stanford, Calif., Univ., Diss. |
| Beschreibung: | VII, 116 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV008973911 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 940206s1990 m||| 00||| eng d | ||
| 035 | |a (OCoLC)24511381 | ||
| 035 | |a (DE-599)BVBBV008973911 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29T | ||
| 100 | 1 | |a Blatt, Miriam G. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Soft configurable wafer scale integration |b design, implementation and yield analysis |c by Miriam Greta Blatt |
| 264 | 1 | |a Stanford, Calif. |c 1990 | |
| 300 | |a VII, 116 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Stanford University / Computer Science Department: Report STAN CS |v 1334 | |
| 500 | |a Zugl.: Stanford, Calif., Univ., Diss. | ||
| 520 | 3 | |a Abstract: "Soft-Configurable Wafer Scale Integration uses software controlled switches to connect up the fault-free parts of a wafer. Compared to hard configuration, the soft configurable approach has the advantages of providing low-cost connections and runtime fault tolerance. The dissertation describes how to achieve soft configuration with high performance, presenting a pipelined memory system implemented using this approach. The yield of the prototype is evaluated in two phases. Fault simulation applies measured defect statistics to the layout to predict the yield of each circuit unit. These unit yields are combined to produce wafer yields using redundancy models appropriate to wafer scale integration | |
| 520 | 3 | |a The redundancy models constrain wafer yield by system requirements such as the minimum number of working circuit units, and whether these working units are distributed evenly around the wafer. Choice of redundancy model significantly affects the resulting wafer yield. | |
| 650 | 4 | |a Fault-tolerant computing | |
| 650 | 4 | |a Integrated circuits |x Wafer-scale integration | |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 810 | 2 | |a Computer Science Department: Report STAN CS |t Stanford University |v 1334 |w (DE-604)BV008928280 |9 1334 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-005925562 | ||
Datensatz im Suchindex
| _version_ | 1804123311881322496 |
|---|---|
| any_adam_object | |
| author | Blatt, Miriam G. |
| author_facet | Blatt, Miriam G. |
| author_role | aut |
| author_sort | Blatt, Miriam G. |
| author_variant | m g b mg mgb |
| building | Verbundindex |
| bvnumber | BV008973911 |
| ctrlnum | (OCoLC)24511381 (DE-599)BVBBV008973911 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02138nam a2200337 cb4500</leader><controlfield tag="001">BV008973911</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940206s1990 m||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)24511381</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV008973911</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Blatt, Miriam G.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Soft configurable wafer scale integration</subfield><subfield code="b">design, implementation and yield analysis</subfield><subfield code="c">by Miriam Greta Blatt</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Stanford, Calif.</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 116 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Stanford University / Computer Science Department: Report STAN CS</subfield><subfield code="v">1334</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Stanford, Calif., Univ., Diss.</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "Soft-Configurable Wafer Scale Integration uses software controlled switches to connect up the fault-free parts of a wafer. Compared to hard configuration, the soft configurable approach has the advantages of providing low-cost connections and runtime fault tolerance. The dissertation describes how to achieve soft configuration with high performance, presenting a pipelined memory system implemented using this approach. The yield of the prototype is evaluated in two phases. Fault simulation applies measured defect statistics to the layout to predict the yield of each circuit unit. These unit yields are combined to produce wafer yields using redundancy models appropriate to wafer scale integration</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">The redundancy models constrain wafer yield by system requirements such as the minimum number of working circuit units, and whether these working units are distributed evenly around the wafer. Choice of redundancy model significantly affects the resulting wafer yield.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Fault-tolerant computing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Wafer-scale integration</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Computer Science Department: Report STAN CS</subfield><subfield code="t">Stanford University</subfield><subfield code="v">1334</subfield><subfield code="w">(DE-604)BV008928280</subfield><subfield code="9">1334</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005925562</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV008973911 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:27:46Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005925562 |
| oclc_num | 24511381 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | VII, 116 S. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| record_format | marc |
| series2 | Stanford University / Computer Science Department: Report STAN CS |
| spelling | Blatt, Miriam G. Verfasser aut Soft configurable wafer scale integration design, implementation and yield analysis by Miriam Greta Blatt Stanford, Calif. 1990 VII, 116 S. txt rdacontent n rdamedia nc rdacarrier Stanford University / Computer Science Department: Report STAN CS 1334 Zugl.: Stanford, Calif., Univ., Diss. Abstract: "Soft-Configurable Wafer Scale Integration uses software controlled switches to connect up the fault-free parts of a wafer. Compared to hard configuration, the soft configurable approach has the advantages of providing low-cost connections and runtime fault tolerance. The dissertation describes how to achieve soft configuration with high performance, presenting a pipelined memory system implemented using this approach. The yield of the prototype is evaluated in two phases. Fault simulation applies measured defect statistics to the layout to predict the yield of each circuit unit. These unit yields are combined to produce wafer yields using redundancy models appropriate to wafer scale integration The redundancy models constrain wafer yield by system requirements such as the minimum number of working circuit units, and whether these working units are distributed evenly around the wafer. Choice of redundancy model significantly affects the resulting wafer yield. Fault-tolerant computing Integrated circuits Wafer-scale integration (DE-588)4113937-9 Hochschulschrift gnd-content Computer Science Department: Report STAN CS Stanford University 1334 (DE-604)BV008928280 1334 |
| spellingShingle | Blatt, Miriam G. Soft configurable wafer scale integration design, implementation and yield analysis Fault-tolerant computing Integrated circuits Wafer-scale integration |
| subject_GND | (DE-588)4113937-9 |
| title | Soft configurable wafer scale integration design, implementation and yield analysis |
| title_auth | Soft configurable wafer scale integration design, implementation and yield analysis |
| title_exact_search | Soft configurable wafer scale integration design, implementation and yield analysis |
| title_full | Soft configurable wafer scale integration design, implementation and yield analysis by Miriam Greta Blatt |
| title_fullStr | Soft configurable wafer scale integration design, implementation and yield analysis by Miriam Greta Blatt |
| title_full_unstemmed | Soft configurable wafer scale integration design, implementation and yield analysis by Miriam Greta Blatt |
| title_short | Soft configurable wafer scale integration |
| title_sort | soft configurable wafer scale integration design implementation and yield analysis |
| title_sub | design, implementation and yield analysis |
| topic | Fault-tolerant computing Integrated circuits Wafer-scale integration |
| topic_facet | Fault-tolerant computing Integrated circuits Wafer-scale integration Hochschulschrift |
| volume_link | (DE-604)BV008928280 |
| work_keys_str_mv | AT blattmiriamg softconfigurablewaferscaleintegrationdesignimplementationandyieldanalysis |