Compiler-directed cache management for multiprocessors:
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | Undetermined |
| Veröffentlicht: |
Urbana, Ill.
1990
|
| Schriftenreihe: | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report
937 |
| Beschreibung: | 22 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV008949510 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 940206s1990 |||| 00||| und d | ||
| 035 | |a (OCoLC)634706817 | ||
| 035 | |a (DE-599)BVBBV008949510 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | |a und | ||
| 049 | |a DE-29T | ||
| 100 | 1 | |a Cheong, Hoichi |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Compiler-directed cache management for multiprocessors |c by Hoichi Cheong ; Alexander V. Veidenbaum |
| 264 | 1 | |a Urbana, Ill. |c 1990 | |
| 300 | |a 22 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 937 | |
| 700 | 1 | |a Veidenbaum, Alexander |e Verfasser |4 aut | |
| 830 | 0 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 937 |w (DE-604)BV008930033 |9 937 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-005905167 | ||
Datensatz im Suchindex
| _version_ | 1804123282626052096 |
|---|---|
| any_adam_object | |
| author | Cheong, Hoichi Veidenbaum, Alexander |
| author_facet | Cheong, Hoichi Veidenbaum, Alexander |
| author_role | aut aut |
| author_sort | Cheong, Hoichi |
| author_variant | h c hc a v av |
| building | Verbundindex |
| bvnumber | BV008949510 |
| ctrlnum | (OCoLC)634706817 (DE-599)BVBBV008949510 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00959nam a2200277 cb4500</leader><controlfield tag="001">BV008949510</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940206s1990 |||| 00||| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)634706817</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV008949510</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Cheong, Hoichi</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Compiler-directed cache management for multiprocessors</subfield><subfield code="c">by Hoichi Cheong ; Alexander V. Veidenbaum</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Urbana, Ill.</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">22 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">937</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Veidenbaum, Alexander</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">937</subfield><subfield code="w">(DE-604)BV008930033</subfield><subfield code="9">937</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005905167</subfield></datafield></record></collection> |
| id | DE-604.BV008949510 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:27:18Z |
| institution | BVB |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005905167 |
| oclc_num | 634706817 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | 22 S. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| record_format | marc |
| series | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| series2 | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| spelling | Cheong, Hoichi Verfasser aut Compiler-directed cache management for multiprocessors by Hoichi Cheong ; Alexander V. Veidenbaum Urbana, Ill. 1990 22 S. txt rdacontent n rdamedia nc rdacarrier Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 937 Veidenbaum, Alexander Verfasser aut Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 937 (DE-604)BV008930033 937 |
| spellingShingle | Cheong, Hoichi Veidenbaum, Alexander Compiler-directed cache management for multiprocessors Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| title | Compiler-directed cache management for multiprocessors |
| title_auth | Compiler-directed cache management for multiprocessors |
| title_exact_search | Compiler-directed cache management for multiprocessors |
| title_full | Compiler-directed cache management for multiprocessors by Hoichi Cheong ; Alexander V. Veidenbaum |
| title_fullStr | Compiler-directed cache management for multiprocessors by Hoichi Cheong ; Alexander V. Veidenbaum |
| title_full_unstemmed | Compiler-directed cache management for multiprocessors by Hoichi Cheong ; Alexander V. Veidenbaum |
| title_short | Compiler-directed cache management for multiprocessors |
| title_sort | compiler directed cache management for multiprocessors |
| volume_link | (DE-604)BV008930033 |
| work_keys_str_mv | AT cheonghoichi compilerdirectedcachemanagementformultiprocessors AT veidenbaumalexander compilerdirectedcachemanagementformultiprocessors |