Algorithmic and knowledge based CAD for VLSI:
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
London
Peregrinus
1992
|
| Schriftenreihe: | Institution of Electrical Engineers: IEE circuits and systems series
4 |
| Schlagworte: | |
| Beschreibung: | XIV, 273 S. graph. Darst. |
| ISBN: | 086341267X |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV008859353 | ||
| 003 | DE-604 | ||
| 005 | 20160823 | ||
| 007 | t | ||
| 008 | 940126s1992 d||| |||| 00||| engod | ||
| 020 | |a 086341267X |9 0-86341-267-X | ||
| 035 | |a (OCoLC)26857330 | ||
| 035 | |a (DE-599)BVBBV008859353 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-83 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 084 | |a ELT 035f |2 stub | ||
| 084 | |a ELT 272f |2 stub | ||
| 245 | 1 | 0 | |a Algorithmic and knowledge based CAD for VLSI |c ed. by Gaynor Taylor ... |
| 264 | 1 | |a London |b Peregrinus |c 1992 | |
| 300 | |a XIV, 273 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Institution of Electrical Engineers: IEE circuits and systems series |v 4 | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Expert systems (Computer science) | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Testing |x Data processing | |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 0 | 2 | |a CAD |0 (DE-588)4069794-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Taylor, Gaynor |e Sonstige |4 oth | |
| 830 | 0 | |a Institution of Electrical Engineers: IEE circuits and systems series |v 4 |w (DE-604)BV002815596 |9 4 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-005859276 | ||
Datensatz im Suchindex
| _version_ | 1804123213284769792 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV008859353 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4904 ZN 4950 |
| classification_tum | ELT 035f ELT 272f |
| ctrlnum | (OCoLC)26857330 (DE-599)BVBBV008859353 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01716nam a2200481 cb4500</leader><controlfield tag="001">BV008859353</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20160823 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940126s1992 d||| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">086341267X</subfield><subfield code="9">0-86341-267-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)26857330</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV008859353</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 035f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Algorithmic and knowledge based CAD for VLSI</subfield><subfield code="c">ed. by Gaynor Taylor ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London</subfield><subfield code="b">Peregrinus</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 273 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Institution of Electrical Engineers: IEE circuits and systems series</subfield><subfield code="v">4</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Expert systems (Computer science)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Taylor, Gaynor</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Institution of Electrical Engineers: IEE circuits and systems series</subfield><subfield code="v">4</subfield><subfield code="w">(DE-604)BV002815596</subfield><subfield code="9">4</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005859276</subfield></datafield></record></collection> |
| id | DE-604.BV008859353 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T17:26:12Z |
| institution | BVB |
| isbn | 086341267X |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005859276 |
| oclc_num | 26857330 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-83 |
| owner_facet | DE-91 DE-BY-TUM DE-83 |
| physical | XIV, 273 S. graph. Darst. |
| publishDate | 1992 |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| publisher | Peregrinus |
| record_format | marc |
| series | Institution of Electrical Engineers: IEE circuits and systems series |
| series2 | Institution of Electrical Engineers: IEE circuits and systems series |
| spelling | Algorithmic and knowledge based CAD for VLSI ed. by Gaynor Taylor ... London Peregrinus 1992 XIV, 273 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Institution of Electrical Engineers: IEE circuits and systems series 4 Datenverarbeitung Expert systems (Computer science) Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Entwurf (DE-588)4121208-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s CAD (DE-588)4069794-0 s DE-604 Taylor, Gaynor Sonstige oth Institution of Electrical Engineers: IEE circuits and systems series 4 (DE-604)BV002815596 4 |
| spellingShingle | Algorithmic and knowledge based CAD for VLSI Institution of Electrical Engineers: IEE circuits and systems series Datenverarbeitung Expert systems (Computer science) Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd CAD (DE-588)4069794-0 gnd |
| subject_GND | (DE-588)4121208-3 (DE-588)4117388-0 (DE-588)4069794-0 |
| title | Algorithmic and knowledge based CAD for VLSI |
| title_auth | Algorithmic and knowledge based CAD for VLSI |
| title_exact_search | Algorithmic and knowledge based CAD for VLSI |
| title_full | Algorithmic and knowledge based CAD for VLSI ed. by Gaynor Taylor ... |
| title_fullStr | Algorithmic and knowledge based CAD for VLSI ed. by Gaynor Taylor ... |
| title_full_unstemmed | Algorithmic and knowledge based CAD for VLSI ed. by Gaynor Taylor ... |
| title_short | Algorithmic and knowledge based CAD for VLSI |
| title_sort | algorithmic and knowledge based cad for vlsi |
| topic | Datenverarbeitung Expert systems (Computer science) Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd CAD (DE-588)4069794-0 gnd |
| topic_facet | Datenverarbeitung Expert systems (Computer science) Integrated circuits Very large scale integration Computer-aided design Integrated circuits Very large scale integration Testing Data processing Entwurf VLSI CAD |
| volume_link | (DE-604)BV002815596 |
| work_keys_str_mv | AT taylorgaynor algorithmicandknowledgebasedcadforvlsi |