Algorithms for synthesis and testing of asynchronous circuits:
The design of asynchronous circuits is increasingly important in solving problems such as complexity management, modularity, power consumption and clock distribution in large digital integrated circuits
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Boston u.a.
Kluwer
1993
|
| Schriftenreihe: | The Kluwer international series in engineering and computer science
232 : VLSI, computer architecture and digital signal processing |
| Schlagworte: | |
| Zusammenfassung: | The design of asynchronous circuits is increasingly important in solving problems such as complexity management, modularity, power consumption and clock distribution in large digital integrated circuits Algorithms for Synthesis and Testing of Asynchronous Circuits describes a variety of mathematical models and algorithms that form the backbone and the body of a new design methodology for asynchronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in exploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design. Algorithms for Synthesis and Testing of Asynchronous Circuits also includes an extensive literature review. The review summarizes and compares classical papers from the 1960s with the most recent developments in the areas of asynchronous circuit design testing and verification |
| Beschreibung: | XVIII, 339 S. graph. Darst. |
| ISBN: | 0792393643 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV008166825 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 930811s1993 d||| |||| 00||| eng d | ||
| 020 | |a 0792393643 |9 0-7923-9364-3 | ||
| 035 | |a (OCoLC)27975284 | ||
| 035 | |a (DE-599)BVBBV008166825 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-739 |a DE-91 | ||
| 050 | 0 | |a TK7888.4 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ELT 459f |2 stub | ||
| 100 | 1 | |a Lavagno, Luciano |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Algorithms for synthesis and testing of asynchronous circuits |c Luciano Lavagno ; Alberto Sangiovanni-Vincentelli |
| 264 | 1 | |a Boston u.a. |b Kluwer |c 1993 | |
| 300 | |a XVIII, 339 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a The Kluwer international series in engineering and computer science |v 232 : VLSI, computer architecture and digital signal processing | |
| 520 | 3 | |a The design of asynchronous circuits is increasingly important in solving problems such as complexity management, modularity, power consumption and clock distribution in large digital integrated circuits | |
| 520 | |a Algorithms for Synthesis and Testing of Asynchronous Circuits describes a variety of mathematical models and algorithms that form the backbone and the body of a new design methodology for asynchronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in exploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms | ||
| 520 | |a While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design. Algorithms for Synthesis and Testing of Asynchronous Circuits also includes an extensive literature review. The review summarizes and compares classical papers from the 1960s with the most recent developments in the areas of asynchronous circuit design testing and verification | ||
| 650 | 7 | |a Circuitos integrados |2 larpcal | |
| 650 | 4 | |a Mathematisches Modell | |
| 650 | 4 | |a Asynchronous circuits |x Mathematical models | |
| 650 | 4 | |a Asynchronous circuits |x Testing | |
| 650 | 4 | |a Electronic digital computers |x Circuits |x Mathematical models | |
| 650 | 4 | |a Electronic digital computers |x Circuits |x Testing | |
| 650 | 0 | 7 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Sangiovanni-Vincentelli, Alberto |e Verfasser |4 aut | |
| 830 | 0 | |a The Kluwer international series in engineering and computer science |v 232 : VLSI, computer architecture and digital signal processing |w (DE-604)BV023545171 |9 232 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-005388809 | ||
Datensatz im Suchindex
| _version_ | 1804122549996486656 |
|---|---|
| any_adam_object | |
| author | Lavagno, Luciano Sangiovanni-Vincentelli, Alberto |
| author_facet | Lavagno, Luciano Sangiovanni-Vincentelli, Alberto |
| author_role | aut aut |
| author_sort | Lavagno, Luciano |
| author_variant | l l ll a s v asv |
| building | Verbundindex |
| bvnumber | BV008166825 |
| callnumber-first | T - Technology |
| callnumber-label | TK7888 |
| callnumber-raw | TK7888.4 |
| callnumber-search | TK7888.4 |
| callnumber-sort | TK 47888.4 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| classification_tum | ELT 459f |
| ctrlnum | (OCoLC)27975284 (DE-599)BVBBV008166825 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02969nam a2200481 cb4500</leader><controlfield tag="001">BV008166825</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">930811s1993 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792393643</subfield><subfield code="9">0-7923-9364-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)27975284</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV008166825</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.4</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 459f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lavagno, Luciano</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Algorithms for synthesis and testing of asynchronous circuits</subfield><subfield code="c">Luciano Lavagno ; Alberto Sangiovanni-Vincentelli</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVIII, 339 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">232 : VLSI, computer architecture and digital signal processing</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">The design of asynchronous circuits is increasingly important in solving problems such as complexity management, modularity, power consumption and clock distribution in large digital integrated circuits</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Algorithms for Synthesis and Testing of Asynchronous Circuits describes a variety of mathematical models and algorithms that form the backbone and the body of a new design methodology for asynchronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in exploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design. Algorithms for Synthesis and Testing of Asynchronous Circuits also includes an extensive literature review. The review summarizes and compares classical papers from the 1960s with the most recent developments in the areas of asynchronous circuit design testing and verification</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuitos integrados</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Asynchronous circuits</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Asynchronous circuits</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Circuits</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Circuits</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sangiovanni-Vincentelli, Alberto</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">232 : VLSI, computer architecture and digital signal processing</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">232</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005388809</subfield></datafield></record></collection> |
| id | DE-604.BV008166825 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T17:15:39Z |
| institution | BVB |
| isbn | 0792393643 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005388809 |
| oclc_num | 27975284 |
| open_access_boolean | |
| owner | DE-739 DE-91 DE-BY-TUM |
| owner_facet | DE-739 DE-91 DE-BY-TUM |
| physical | XVIII, 339 S. graph. Darst. |
| publishDate | 1993 |
| publishDateSearch | 1993 |
| publishDateSort | 1993 |
| publisher | Kluwer |
| record_format | marc |
| series | The Kluwer international series in engineering and computer science |
| series2 | The Kluwer international series in engineering and computer science |
| spelling | Lavagno, Luciano Verfasser aut Algorithms for synthesis and testing of asynchronous circuits Luciano Lavagno ; Alberto Sangiovanni-Vincentelli Boston u.a. Kluwer 1993 XVIII, 339 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 232 : VLSI, computer architecture and digital signal processing The design of asynchronous circuits is increasingly important in solving problems such as complexity management, modularity, power consumption and clock distribution in large digital integrated circuits Algorithms for Synthesis and Testing of Asynchronous Circuits describes a variety of mathematical models and algorithms that form the backbone and the body of a new design methodology for asynchronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in exploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design. Algorithms for Synthesis and Testing of Asynchronous Circuits also includes an extensive literature review. The review summarizes and compares classical papers from the 1960s with the most recent developments in the areas of asynchronous circuit design testing and verification Circuitos integrados larpcal Mathematisches Modell Asynchronous circuits Mathematical models Asynchronous circuits Testing Electronic digital computers Circuits Mathematical models Electronic digital computers Circuits Testing Asynchrones Schaltwerk (DE-588)4271581-7 gnd rswk-swf Asynchrones Schaltwerk (DE-588)4271581-7 s DE-604 Sangiovanni-Vincentelli, Alberto Verfasser aut The Kluwer international series in engineering and computer science 232 : VLSI, computer architecture and digital signal processing (DE-604)BV023545171 232 |
| spellingShingle | Lavagno, Luciano Sangiovanni-Vincentelli, Alberto Algorithms for synthesis and testing of asynchronous circuits The Kluwer international series in engineering and computer science Circuitos integrados larpcal Mathematisches Modell Asynchronous circuits Mathematical models Asynchronous circuits Testing Electronic digital computers Circuits Mathematical models Electronic digital computers Circuits Testing Asynchrones Schaltwerk (DE-588)4271581-7 gnd |
| subject_GND | (DE-588)4271581-7 |
| title | Algorithms for synthesis and testing of asynchronous circuits |
| title_auth | Algorithms for synthesis and testing of asynchronous circuits |
| title_exact_search | Algorithms for synthesis and testing of asynchronous circuits |
| title_full | Algorithms for synthesis and testing of asynchronous circuits Luciano Lavagno ; Alberto Sangiovanni-Vincentelli |
| title_fullStr | Algorithms for synthesis and testing of asynchronous circuits Luciano Lavagno ; Alberto Sangiovanni-Vincentelli |
| title_full_unstemmed | Algorithms for synthesis and testing of asynchronous circuits Luciano Lavagno ; Alberto Sangiovanni-Vincentelli |
| title_short | Algorithms for synthesis and testing of asynchronous circuits |
| title_sort | algorithms for synthesis and testing of asynchronous circuits |
| topic | Circuitos integrados larpcal Mathematisches Modell Asynchronous circuits Mathematical models Asynchronous circuits Testing Electronic digital computers Circuits Mathematical models Electronic digital computers Circuits Testing Asynchrones Schaltwerk (DE-588)4271581-7 gnd |
| topic_facet | Circuitos integrados Mathematisches Modell Asynchronous circuits Mathematical models Asynchronous circuits Testing Electronic digital computers Circuits Mathematical models Electronic digital computers Circuits Testing Asynchrones Schaltwerk |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT lavagnoluciano algorithmsforsynthesisandtestingofasynchronouscircuits AT sangiovannivincentellialberto algorithmsforsynthesisandtestingofasynchronouscircuits |