Logical design of electrical circuits: With a table of four-realy circuits by Edward F. Moore
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Buch |
Sprache: | Undetermined |
Veröffentlicht: |
London
Iliffe Books
1968
|
Schlagworte: | |
Beschreibung: | 220 S. |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV007098373 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 930421s1968 |||| 00||| und d | ||
035 | |a (OCoLC)634694180 | ||
035 | |a (DE-599)BVBBV007098373 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | |a und | ||
049 | |a DE-83 | ||
084 | |a ZN 5340 |0 (DE-625)157448: |2 rvk | ||
100 | 1 | |a Higonnet, Rene A. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Logical design of electrical circuits |b With a table of four-realy circuits by Edward F. Moore |c Rene A. Higonnet ; Rene A. Grea* |
264 | 1 | |a London |b Iliffe Books |c 1968 | |
300 | |a 220 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 0 | 7 | |a Schaltung |0 (DE-588)4052056-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Logische Schaltung |0 (DE-588)4131023-8 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Schaltung |0 (DE-588)4052056-0 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Logische Schaltung |0 (DE-588)4131023-8 |D s |
689 | 1 | |8 1\p |5 DE-604 | |
700 | 1 | |a Grea, Rene A. |e Verfasser |4 aut | |
940 | 1 | |q TUB-nveb | |
999 | |a oai:aleph.bib-bvb.de:BVB01-004517277 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804121282415951872 |
---|---|
any_adam_object | |
author | Higonnet, Rene A. Grea, Rene A. |
author_facet | Higonnet, Rene A. Grea, Rene A. |
author_role | aut aut |
author_sort | Higonnet, Rene A. |
author_variant | r a h ra rah r a g ra rag |
building | Verbundindex |
bvnumber | BV007098373 |
classification_rvk | ZN 5340 |
ctrlnum | (OCoLC)634694180 (DE-599)BVBBV007098373 |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01311nam a2200385 c 4500</leader><controlfield tag="001">BV007098373</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">930421s1968 |||| 00||| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)634694180</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV007098373</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5340</subfield><subfield code="0">(DE-625)157448:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Higonnet, Rene A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logical design of electrical circuits</subfield><subfield code="b">With a table of four-realy circuits by Edward F. Moore</subfield><subfield code="c">Rene A. Higonnet ; Rene A. Grea*</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London</subfield><subfield code="b">Iliffe Books</subfield><subfield code="c">1968</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">220 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltung</subfield><subfield code="0">(DE-588)4052056-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltung</subfield><subfield code="0">(DE-588)4052056-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Grea, Rene A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">TUB-nveb</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-004517277</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV007098373 |
illustrated | Not Illustrated |
indexdate | 2024-07-09T16:55:30Z |
institution | BVB |
language | Undetermined |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-004517277 |
oclc_num | 634694180 |
open_access_boolean | |
owner | DE-83 |
owner_facet | DE-83 |
physical | 220 S. |
psigel | TUB-nveb |
publishDate | 1968 |
publishDateSearch | 1968 |
publishDateSort | 1968 |
publisher | Iliffe Books |
record_format | marc |
spelling | Higonnet, Rene A. Verfasser aut Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore Rene A. Higonnet ; Rene A. Grea* London Iliffe Books 1968 220 S. txt rdacontent n rdamedia nc rdacarrier Schaltung (DE-588)4052056-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf Schaltung (DE-588)4052056-0 s Entwurf (DE-588)4121208-3 s DE-604 Logische Schaltung (DE-588)4131023-8 s 1\p DE-604 Grea, Rene A. Verfasser aut 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Higonnet, Rene A. Grea, Rene A. Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore Schaltung (DE-588)4052056-0 gnd Entwurf (DE-588)4121208-3 gnd Logische Schaltung (DE-588)4131023-8 gnd |
subject_GND | (DE-588)4052056-0 (DE-588)4121208-3 (DE-588)4131023-8 |
title | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore |
title_auth | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore |
title_exact_search | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore |
title_full | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore Rene A. Higonnet ; Rene A. Grea* |
title_fullStr | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore Rene A. Higonnet ; Rene A. Grea* |
title_full_unstemmed | Logical design of electrical circuits With a table of four-realy circuits by Edward F. Moore Rene A. Higonnet ; Rene A. Grea* |
title_short | Logical design of electrical circuits |
title_sort | logical design of electrical circuits with a table of four realy circuits by edward f moore |
title_sub | With a table of four-realy circuits by Edward F. Moore |
topic | Schaltung (DE-588)4052056-0 gnd Entwurf (DE-588)4121208-3 gnd Logische Schaltung (DE-588)4131023-8 gnd |
topic_facet | Schaltung Entwurf Logische Schaltung |
work_keys_str_mv | AT higonnetrenea logicaldesignofelectricalcircuitswithatableoffourrealycircuitsbyedwardfmoore AT grearenea logicaldesignofelectricalcircuitswithatableoffourrealycircuitsbyedwardfmoore |