RISC architecture:
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Buch |
Sprache: | English French |
Veröffentlicht: |
London u.a.
Chapman & Hall
1992
|
Ausgabe: | 1. ed. |
Schlagworte: | |
Beschreibung: | Literaturverz. S. 238 - 251 |
Beschreibung: | IX, 261 S. graph. Darst. |
ISBN: | 0412453401 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV006149296 | ||
003 | DE-604 | ||
005 | 19940418 | ||
007 | t | ||
008 | 930107s1992 d||| |||| 00||| eng d | ||
020 | |a 0412453401 |9 0-412-45340-1 | ||
035 | |a (OCoLC)26543167 | ||
035 | |a (DE-599)BVBBV006149296 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 1 | |a eng |h fre | |
049 | |a DE-91G | ||
050 | 0 | |a QA76.9.A73 | |
082 | 0 | |a 004.256 |2 20 | |
084 | |a ST 170 |0 (DE-625)143602: |2 rvk | ||
084 | |a DAT 200f |2 stub | ||
100 | 1 | |a Heudin, J. C. |e Verfasser |4 aut | |
240 | 1 | 0 | |a Les architectures RISC |
245 | 1 | 0 | |a RISC architecture |c J. C. Heudin and C. Panetto |
250 | |a 1. ed. | ||
264 | 1 | |a London u.a. |b Chapman & Hall |c 1992 | |
300 | |a IX, 261 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Literaturverz. S. 238 - 251 | ||
650 | 4 | |a Computers - Design | |
650 | 4 | |a Microprocessors - Design | |
650 | 7 | |a RISC |2 swd | |
650 | 4 | |a Computer architecture | |
650 | 4 | |a RISC microprocessors | |
650 | 4 | |a Reduced instruction set computers | |
650 | 0 | 7 | |a RISC |0 (DE-588)4191875-7 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a RISC |0 (DE-588)4191875-7 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Panetto, C. |e Verfasser |4 aut | |
999 | |a oai:aleph.bib-bvb.de:BVB01-003888417 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804120376932827136 |
---|---|
any_adam_object | |
author | Heudin, J. C. Panetto, C. |
author_facet | Heudin, J. C. Panetto, C. |
author_role | aut aut |
author_sort | Heudin, J. C. |
author_variant | j c h jc jch c p cp |
building | Verbundindex |
bvnumber | BV006149296 |
callnumber-first | Q - Science |
callnumber-label | QA76 |
callnumber-raw | QA76.9.A73 |
callnumber-search | QA76.9.A73 |
callnumber-sort | QA 276.9 A73 |
callnumber-subject | QA - Mathematics |
classification_rvk | ST 170 |
classification_tum | DAT 200f |
ctrlnum | (OCoLC)26543167 (DE-599)BVBBV006149296 |
dewey-full | 004.256 |
dewey-hundreds | 000 - Computer science, information, general works |
dewey-ones | 004 - Computer science |
dewey-raw | 004.256 |
dewey-search | 004.256 |
dewey-sort | 14.256 |
dewey-tens | 000 - Computer science, information, general works |
discipline | Informatik |
edition | 1. ed. |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01431nam a2200469 c 4500</leader><controlfield tag="001">BV006149296</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19940418 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">930107s1992 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0412453401</subfield><subfield code="9">0-412-45340-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)26543167</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV006149296</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="1" ind2=" "><subfield code="a">eng</subfield><subfield code="h">fre</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.9.A73</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.256</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 170</subfield><subfield code="0">(DE-625)143602:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 200f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Heudin, J. C.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="240" ind1="1" ind2="0"><subfield code="a">Les architectures RISC</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">RISC architecture</subfield><subfield code="c">J. C. Heudin and C. Panetto</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">London u.a.</subfield><subfield code="b">Chapman & Hall</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 261 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 238 - 251</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computers - Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprocessors - Design</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">RISC</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">RISC microprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Reduced instruction set computers</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">RISC</subfield><subfield code="0">(DE-588)4191875-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">RISC</subfield><subfield code="0">(DE-588)4191875-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Panetto, C.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-003888417</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV006149296 |
illustrated | Illustrated |
indexdate | 2024-07-09T16:41:07Z |
institution | BVB |
isbn | 0412453401 |
language | English French |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-003888417 |
oclc_num | 26543167 |
open_access_boolean | |
owner | DE-91G DE-BY-TUM |
owner_facet | DE-91G DE-BY-TUM |
physical | IX, 261 S. graph. Darst. |
publishDate | 1992 |
publishDateSearch | 1992 |
publishDateSort | 1992 |
publisher | Chapman & Hall |
record_format | marc |
spelling | Heudin, J. C. Verfasser aut Les architectures RISC RISC architecture J. C. Heudin and C. Panetto 1. ed. London u.a. Chapman & Hall 1992 IX, 261 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Literaturverz. S. 238 - 251 Computers - Design Microprocessors - Design RISC swd Computer architecture RISC microprocessors Reduced instruction set computers RISC (DE-588)4191875-7 gnd rswk-swf RISC (DE-588)4191875-7 s 1\p DE-604 Panetto, C. Verfasser aut 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Heudin, J. C. Panetto, C. RISC architecture Computers - Design Microprocessors - Design RISC swd Computer architecture RISC microprocessors Reduced instruction set computers RISC (DE-588)4191875-7 gnd |
subject_GND | (DE-588)4191875-7 |
title | RISC architecture |
title_alt | Les architectures RISC |
title_auth | RISC architecture |
title_exact_search | RISC architecture |
title_full | RISC architecture J. C. Heudin and C. Panetto |
title_fullStr | RISC architecture J. C. Heudin and C. Panetto |
title_full_unstemmed | RISC architecture J. C. Heudin and C. Panetto |
title_short | RISC architecture |
title_sort | risc architecture |
topic | Computers - Design Microprocessors - Design RISC swd Computer architecture RISC microprocessors Reduced instruction set computers RISC (DE-588)4191875-7 gnd |
topic_facet | Computers - Design Microprocessors - Design RISC Computer architecture RISC microprocessors Reduced instruction set computers |
work_keys_str_mv | AT heudinjc lesarchitecturesrisc AT panettoc lesarchitecturesrisc AT heudinjc riscarchitecture AT panettoc riscarchitecture |