On distributed logic simulation using time warp:
Abstract: "In this paper we discuss issues related to distributed logic simulation using the promising Time Warp mechanism based on the Virtual Time paradigm. To overcome the extensive memory requirements of Time Warp, we employ an incremental state saving technique instead of checkpointing; st...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
München
1992
|
| Schriftenreihe: | Technische Universität <München>: TUM-I
9212 Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A 1992,9 |
| Schlagworte: | |
| Zusammenfassung: | Abstract: "In this paper we discuss issues related to distributed logic simulation using the promising Time Warp mechanism based on the Virtual Time paradigm. To overcome the extensive memory requirements of Time Warp, we employ an incremental state saving technique instead of checkpointing; state saving itself requires only a negligible amount of overhead. A new asynchronous algorithm for the determination of Global Virtual Time is presented. The GVT process runs in parallel to the simulation processes and guarantees efficient GVT determination without affecting the ongoing simulation. On the average, less than N messages are needed to calculate a new GVT thereby reducing communication costs for GVT calculation to a minimum. Experimental results obtained with a prototype simulator are included in the paper." |
| Beschreibung: | 10 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV005593495 | ||
| 003 | DE-604 | ||
| 005 | 20130131 | ||
| 007 | t | ||
| 008 | 921014s1992 d||| |||| 00||| engod | ||
| 035 | |a (OCoLC)27742853 | ||
| 035 | |a (DE-599)BVBBV005593495 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-12 |a DE-91G | ||
| 088 | |a TUM I9212 | ||
| 100 | 1 | |a Bauer, Herbert |e Verfasser |0 (DE-588)103035216X |4 aut | |
| 245 | 1 | 0 | |a On distributed logic simulation using time warp |c Herbert Bauer, Christian Sporrer, Thomas Krodel |
| 264 | 1 | |a München |c 1992 | |
| 300 | |a 10 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Technische Universität <München>: TUM-I |v 9212 | |
| 490 | 1 | |a Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A |v 1992,9 | |
| 520 | 3 | |a Abstract: "In this paper we discuss issues related to distributed logic simulation using the promising Time Warp mechanism based on the Virtual Time paradigm. To overcome the extensive memory requirements of Time Warp, we employ an incremental state saving technique instead of checkpointing; state saving itself requires only a negligible amount of overhead. A new asynchronous algorithm for the determination of Global Virtual Time is presented. The GVT process runs in parallel to the simulation processes and guarantees efficient GVT determination without affecting the ongoing simulation. On the average, less than N messages are needed to calculate a new GVT thereby reducing communication costs for GVT calculation to a minimum. Experimental results obtained with a prototype simulator are included in the paper." | |
| 650 | 4 | |a Computer simulation | |
| 650 | 4 | |a Electronic circuit design | |
| 700 | 1 | |a Sporrer, Christian |e Verfasser |4 aut | |
| 700 | 1 | |a Krodel, Thomas |e Verfasser |4 aut | |
| 830 | 0 | |a Technische Universität <München>: TUM-I |v 9212 |w (DE-604)BV006185376 |9 9212 | |
| 830 | 0 | |a Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A |v 1992,9 |w (DE-604)BV004627888 |9 1992,9 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-003503557 | ||
Datensatz im Suchindex
| _version_ | 1804119806831493120 |
|---|---|
| any_adam_object | |
| author | Bauer, Herbert Sporrer, Christian Krodel, Thomas |
| author_GND | (DE-588)103035216X |
| author_facet | Bauer, Herbert Sporrer, Christian Krodel, Thomas |
| author_role | aut aut aut |
| author_sort | Bauer, Herbert |
| author_variant | h b hb c s cs t k tk |
| building | Verbundindex |
| bvnumber | BV005593495 |
| ctrlnum | (OCoLC)27742853 (DE-599)BVBBV005593495 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02209nam a2200361 cb4500</leader><controlfield tag="001">BV005593495</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20130131 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">921014s1992 d||| |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)27742853</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV005593495</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-12</subfield><subfield code="a">DE-91G</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">TUM I9212</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bauer, Herbert</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)103035216X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">On distributed logic simulation using time warp</subfield><subfield code="c">Herbert Bauer, Christian Sporrer, Thomas Krodel</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">München</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">10 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Technische Universität <München>: TUM-I</subfield><subfield code="v">9212</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A</subfield><subfield code="v">1992,9</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "In this paper we discuss issues related to distributed logic simulation using the promising Time Warp mechanism based on the Virtual Time paradigm. To overcome the extensive memory requirements of Time Warp, we employ an incremental state saving technique instead of checkpointing; state saving itself requires only a negligible amount of overhead. A new asynchronous algorithm for the determination of Global Virtual Time is presented. The GVT process runs in parallel to the simulation processes and guarantees efficient GVT determination without affecting the ongoing simulation. On the average, less than N messages are needed to calculate a new GVT thereby reducing communication costs for GVT calculation to a minimum. Experimental results obtained with a prototype simulator are included in the paper."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuit design</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sporrer, Christian</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Krodel, Thomas</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Technische Universität <München>: TUM-I</subfield><subfield code="v">9212</subfield><subfield code="w">(DE-604)BV006185376</subfield><subfield code="9">9212</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A</subfield><subfield code="v">1992,9</subfield><subfield code="w">(DE-604)BV004627888</subfield><subfield code="9">1992,9</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-003503557</subfield></datafield></record></collection> |
| id | DE-604.BV005593495 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T16:32:03Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-003503557 |
| oclc_num | 27742853 |
| open_access_boolean | |
| owner | DE-12 DE-91G DE-BY-TUM |
| owner_facet | DE-12 DE-91G DE-BY-TUM |
| physical | 10 S. graph. Darst. |
| publishDate | 1992 |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| record_format | marc |
| series | Technische Universität <München>: TUM-I Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A |
| series2 | Technische Universität <München>: TUM-I Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A |
| spelling | Bauer, Herbert Verfasser (DE-588)103035216X aut On distributed logic simulation using time warp Herbert Bauer, Christian Sporrer, Thomas Krodel München 1992 10 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Technische Universität <München>: TUM-I 9212 Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A 1992,9 Abstract: "In this paper we discuss issues related to distributed logic simulation using the promising Time Warp mechanism based on the Virtual Time paradigm. To overcome the extensive memory requirements of Time Warp, we employ an incremental state saving technique instead of checkpointing; state saving itself requires only a negligible amount of overhead. A new asynchronous algorithm for the determination of Global Virtual Time is presented. The GVT process runs in parallel to the simulation processes and guarantees efficient GVT determination without affecting the ongoing simulation. On the average, less than N messages are needed to calculate a new GVT thereby reducing communication costs for GVT calculation to a minimum. Experimental results obtained with a prototype simulator are included in the paper." Computer simulation Electronic circuit design Sporrer, Christian Verfasser aut Krodel, Thomas Verfasser aut Technische Universität <München>: TUM-I 9212 (DE-604)BV006185376 9212 Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A 1992,9 (DE-604)BV004627888 1992,9 |
| spellingShingle | Bauer, Herbert Sporrer, Christian Krodel, Thomas On distributed logic simulation using time warp Technische Universität <München>: TUM-I Sonderforschungsbereich Methoden und Werkzeuge für die Nutzung paralleler Rechnerarchitekturen: SFB-Bericht /A Computer simulation Electronic circuit design |
| title | On distributed logic simulation using time warp |
| title_auth | On distributed logic simulation using time warp |
| title_exact_search | On distributed logic simulation using time warp |
| title_full | On distributed logic simulation using time warp Herbert Bauer, Christian Sporrer, Thomas Krodel |
| title_fullStr | On distributed logic simulation using time warp Herbert Bauer, Christian Sporrer, Thomas Krodel |
| title_full_unstemmed | On distributed logic simulation using time warp Herbert Bauer, Christian Sporrer, Thomas Krodel |
| title_short | On distributed logic simulation using time warp |
| title_sort | on distributed logic simulation using time warp |
| topic | Computer simulation Electronic circuit design |
| topic_facet | Computer simulation Electronic circuit design |
| volume_link | (DE-604)BV006185376 (DE-604)BV004627888 |
| work_keys_str_mv | AT bauerherbert ondistributedlogicsimulationusingtimewarp AT sporrerchristian ondistributedlogicsimulationusingtimewarp AT krodelthomas ondistributedlogicsimulationusingtimewarp |