Proceedings: Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988
Gespeichert in:
Körperschaft: | |
---|---|
Format: | Tagungsbericht Buch |
Sprache: | English |
Veröffentlicht: |
Washington, DC
IEEE Computer Soc. Press
1988
|
Schlagworte: | |
Beschreibung: | Literaturangaben |
Beschreibung: | XVII, 618 S. Ill. u. graph. Darst. |
ISBN: | 0818608722 0818648724 0818688726 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV004623098 | ||
003 | DE-604 | ||
005 | 20091113 | ||
007 | t| | ||
008 | 911128s1988 xx ad|| |||| 10||| eng d | ||
020 | |a 0818608722 |9 0-8186-0872-2 | ||
020 | |a 0818648724 |9 0-8186-4872-4 | ||
020 | |a 0818688726 |9 0-8186-8872-6 | ||
035 | |a (OCoLC)18788699 | ||
035 | |a (DE-599)BVBBV004623098 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | 0 | |a eng | |
049 | |a DE-91 |a DE-739 |a DE-706 |a DE-83 | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 621.3819582 | |
084 | |a ELT 272f |2 stub | ||
084 | |a ELT 355f |2 stub | ||
084 | |a DAT 190f |2 stub | ||
111 | 2 | |a International Conference on Computer Design, VLSI in Computers and Processors |d 1988 |c New York, NY |j Verfasser |0 (DE-588)5003499-6 |4 aut | |
245 | 1 | 0 | |a Proceedings |b Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 |c 1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88 |
264 | 1 | |a Washington, DC |b IEEE Computer Soc. Press |c 1988 | |
300 | |a XVII, 618 S. |b Ill. u. graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Literaturangaben | ||
650 | 7 | |a ASIC |2 inriac | |
650 | 7 | |a NS32532 |2 inriac | |
650 | 7 | |a VLSI |2 inriac | |
650 | 7 | |a algorithme arithmétique |2 inriac | |
650 | 7 | |a algorithme |2 inriac | |
650 | 7 | |a analyse erreur |2 inriac | |
650 | 7 | |a architecture microprocesseur |2 inriac | |
650 | 7 | |a circuit haut débit |2 inriac | |
650 | 7 | |a compilation silicium |2 inriac | |
650 | 7 | |a conception VLSI |2 inriac | |
650 | 7 | |a conception microprocesseur |2 inriac | |
650 | 7 | |a conception ordinateur |2 inriac | |
650 | 7 | |a génération test |2 inriac | |
650 | 7 | |a multitraitement |2 inriac | |
650 | 7 | |a normalisation |2 inriac | |
650 | 7 | |a recuit simulé |2 inriac | |
650 | 7 | |a réseau systolique |2 inriac | |
650 | 7 | |a simulation |2 inriac | |
650 | 7 | |a super-calculateur |2 inriac | |
650 | 7 | |a supraconductivité |2 inriac | |
650 | 7 | |a synthèse logique |2 inriac | |
650 | 7 | |a système interactif |2 inriac | |
650 | 7 | |a système interconnecté |2 inriac | |
650 | 7 | |a test |2 inriac | |
650 | 7 | |a trace cellule |2 inriac | |
650 | 7 | |a traitement parallèle |2 inriac | |
650 | 7 | |a traitement signal |2 inriac | |
650 | 7 | |a vérification formelle |2 inriac | |
650 | 4 | |a Computer engineering |v Congresses | |
650 | 4 | |a Electronic digital computers |x Circuits |v Congresses | |
650 | 4 | |a Integrated circuits |x Very large scale integration |v Congresses | |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 1988 |z New York, NY |2 gnd-content | |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | |5 DE-604 | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-002839996 |
Datensatz im Suchindex
_version_ | 1820868309086633984 |
---|---|
adam_text | |
any_adam_object | |
author_corporate | International Conference on Computer Design, VLSI in Computers and Processors New York, NY |
author_corporate_role | aut |
author_facet | International Conference on Computer Design, VLSI in Computers and Processors New York, NY |
author_sort | International Conference on Computer Design, VLSI in Computers and Processors New York, NY |
building | Verbundindex |
bvnumber | BV004623098 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | SS 1988 |
classification_tum | ELT 272f ELT 355f DAT 190f |
ctrlnum | (OCoLC)18788699 (DE-599)BVBBV004623098 |
dewey-full | 621.3819582 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3819582 |
dewey-search | 621.3819582 |
dewey-sort | 3621.3819582 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Conference Proceeding Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV004623098</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20091113</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">911128s1988 xx ad|| |||| 10||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0818608722</subfield><subfield code="9">0-8186-0872-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0818648724</subfield><subfield code="9">0-8186-4872-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0818688726</subfield><subfield code="9">0-8186-8872-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)18788699</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV004623098</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3819582</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">International Conference on Computer Design, VLSI in Computers and Processors</subfield><subfield code="d">1988</subfield><subfield code="c">New York, NY</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)5003499-6</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Proceedings</subfield><subfield code="b">Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988</subfield><subfield code="c">1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Washington, DC</subfield><subfield code="b">IEEE Computer Soc. Press</subfield><subfield code="c">1988</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVII, 618 S.</subfield><subfield code="b">Ill. u. graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">ASIC</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">NS32532</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VLSI</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">algorithme arithmétique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">algorithme</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">analyse erreur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">architecture microprocesseur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">circuit haut débit</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">compilation silicium</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception VLSI</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception microprocesseur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception ordinateur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">génération test</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">multitraitement</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">normalisation</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">recuit simulé</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">réseau systolique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">simulation</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">super-calculateur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">supraconductivité</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">synthèse logique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">système interactif</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">système interconnecté</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">test</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">trace cellule</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">traitement parallèle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">traitement signal</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">vérification formelle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer engineering</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Circuits</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">1988</subfield><subfield code="z">New York, NY</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002839996</subfield></datafield></record></collection> |
genre | (DE-588)1071861417 Konferenzschrift 1988 New York, NY gnd-content |
genre_facet | Konferenzschrift 1988 New York, NY |
id | DE-604.BV004623098 |
illustrated | Illustrated |
indexdate | 2025-01-10T13:22:19Z |
institution | BVB |
institution_GND | (DE-588)5003499-6 |
isbn | 0818608722 0818648724 0818688726 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002839996 |
oclc_num | 18788699 |
open_access_boolean | |
owner | DE-91 DE-BY-TUM DE-739 DE-706 DE-83 |
owner_facet | DE-91 DE-BY-TUM DE-739 DE-706 DE-83 |
physical | XVII, 618 S. Ill. u. graph. Darst. |
publishDate | 1988 |
publishDateSearch | 1988 |
publishDateSort | 1988 |
publisher | IEEE Computer Soc. Press |
record_format | marc |
spelling | International Conference on Computer Design, VLSI in Computers and Processors 1988 New York, NY Verfasser (DE-588)5003499-6 aut Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88 Washington, DC IEEE Computer Soc. Press 1988 XVII, 618 S. Ill. u. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Literaturangaben ASIC inriac NS32532 inriac VLSI inriac algorithme arithmétique inriac algorithme inriac analyse erreur inriac architecture microprocesseur inriac circuit haut débit inriac compilation silicium inriac conception VLSI inriac conception microprocesseur inriac conception ordinateur inriac génération test inriac multitraitement inriac normalisation inriac recuit simulé inriac réseau systolique inriac simulation inriac super-calculateur inriac supraconductivité inriac synthèse logique inriac système interactif inriac système interconnecté inriac test inriac trace cellule inriac traitement parallèle inriac traitement signal inriac vérification formelle inriac Computer engineering Congresses Electronic digital computers Circuits Congresses Integrated circuits Very large scale integration Congresses Entwurf (DE-588)4121208-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 1988 New York, NY gnd-content VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s DE-604 |
spellingShingle | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 ASIC inriac NS32532 inriac VLSI inriac algorithme arithmétique inriac algorithme inriac analyse erreur inriac architecture microprocesseur inriac circuit haut débit inriac compilation silicium inriac conception VLSI inriac conception microprocesseur inriac conception ordinateur inriac génération test inriac multitraitement inriac normalisation inriac recuit simulé inriac réseau systolique inriac simulation inriac super-calculateur inriac supraconductivité inriac synthèse logique inriac système interactif inriac système interconnecté inriac test inriac trace cellule inriac traitement parallèle inriac traitement signal inriac vérification formelle inriac Computer engineering Congresses Electronic digital computers Circuits Congresses Integrated circuits Very large scale integration Congresses Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
subject_GND | (DE-588)4121208-3 (DE-588)4117388-0 (DE-588)1071861417 |
title | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 |
title_auth | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 |
title_exact_search | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 |
title_full | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88 |
title_fullStr | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88 |
title_full_unstemmed | Proceedings Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 1988 IEEE International Conference on Computer Design, VLSI in Computers and Processors, ICCD '88 |
title_short | Proceedings |
title_sort | proceedings rye town hilton rye brook new york october 3 5 1988 |
title_sub | Rye Town Hilton, Rye Brook, New York October 3 - 5, 1988 |
topic | ASIC inriac NS32532 inriac VLSI inriac algorithme arithmétique inriac algorithme inriac analyse erreur inriac architecture microprocesseur inriac circuit haut débit inriac compilation silicium inriac conception VLSI inriac conception microprocesseur inriac conception ordinateur inriac génération test inriac multitraitement inriac normalisation inriac recuit simulé inriac réseau systolique inriac simulation inriac super-calculateur inriac supraconductivité inriac synthèse logique inriac système interactif inriac système interconnecté inriac test inriac trace cellule inriac traitement parallèle inriac traitement signal inriac vérification formelle inriac Computer engineering Congresses Electronic digital computers Circuits Congresses Integrated circuits Very large scale integration Congresses Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
topic_facet | ASIC NS32532 VLSI algorithme arithmétique algorithme analyse erreur architecture microprocesseur circuit haut débit compilation silicium conception VLSI conception microprocesseur conception ordinateur génération test multitraitement normalisation recuit simulé réseau systolique simulation super-calculateur supraconductivité synthèse logique système interactif système interconnecté test trace cellule traitement parallèle traitement signal vérification formelle Computer engineering Congresses Electronic digital computers Circuits Congresses Integrated circuits Very large scale integration Congresses Entwurf Konferenzschrift 1988 New York, NY |
work_keys_str_mv | AT internationalconferenceoncomputerdesignvlsiincomputersandprocessorsnewyorkny proceedingsryetownhiltonryebrooknewyorkoctober351988 |