Optimization of pipelined processors by insertion of combinational logic delay:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | Undetermined |
| Veröffentlicht: |
Ann Arbor, MI
Univ. Microfilms Internat.
1991
|
| Ausgabe: | Authorized facs. |
| Schlagworte: | |
| Beschreibung: | Stanford, Calif., Stanford Univ., Diss., 1987 |
| Beschreibung: | VI, 116 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV004539655 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 910930s1991 d||| m||| 00||| und d | ||
| 035 | |a (OCoLC)631200137 | ||
| 035 | |a (DE-599)BVBBV004539655 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | |a und | ||
| 049 | |a DE-91G | ||
| 084 | |a DAT 219d |2 stub | ||
| 100 | 1 | |a Ekroot, Brian C. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Optimization of pipelined processors by insertion of combinational logic delay |
| 250 | |a Authorized facs. | ||
| 264 | 1 | |a Ann Arbor, MI |b Univ. Microfilms Internat. |c 1991 | |
| 300 | |a VI, 116 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Stanford, Calif., Stanford Univ., Diss., 1987 | ||
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-002794764 | ||
Datensatz im Suchindex
| _version_ | 1804118673985634304 |
|---|---|
| any_adam_object | |
| author | Ekroot, Brian C. |
| author_facet | Ekroot, Brian C. |
| author_role | aut |
| author_sort | Ekroot, Brian C. |
| author_variant | b c e bc bce |
| building | Verbundindex |
| bvnumber | BV004539655 |
| classification_tum | DAT 219d |
| ctrlnum | (OCoLC)631200137 (DE-599)BVBBV004539655 |
| discipline | Informatik |
| edition | Authorized facs. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00901nam a2200289 c 4500</leader><controlfield tag="001">BV004539655</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">910930s1991 d||| m||| 00||| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)631200137</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV004539655</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 219d</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ekroot, Brian C.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Optimization of pipelined processors by insertion of combinational logic delay</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Authorized facs.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Ann Arbor, MI</subfield><subfield code="b">Univ. Microfilms Internat.</subfield><subfield code="c">1991</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VI, 116 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Stanford, Calif., Stanford Univ., Diss., 1987</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002794764</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV004539655 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T16:14:03Z |
| institution | BVB |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002794764 |
| oclc_num | 631200137 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | VI, 116 S. graph. Darst. |
| publishDate | 1991 |
| publishDateSearch | 1991 |
| publishDateSort | 1991 |
| publisher | Univ. Microfilms Internat. |
| record_format | marc |
| spelling | Ekroot, Brian C. Verfasser aut Optimization of pipelined processors by insertion of combinational logic delay Authorized facs. Ann Arbor, MI Univ. Microfilms Internat. 1991 VI, 116 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Stanford, Calif., Stanford Univ., Diss., 1987 (DE-588)4113937-9 Hochschulschrift gnd-content |
| spellingShingle | Ekroot, Brian C. Optimization of pipelined processors by insertion of combinational logic delay |
| subject_GND | (DE-588)4113937-9 |
| title | Optimization of pipelined processors by insertion of combinational logic delay |
| title_auth | Optimization of pipelined processors by insertion of combinational logic delay |
| title_exact_search | Optimization of pipelined processors by insertion of combinational logic delay |
| title_full | Optimization of pipelined processors by insertion of combinational logic delay |
| title_fullStr | Optimization of pipelined processors by insertion of combinational logic delay |
| title_full_unstemmed | Optimization of pipelined processors by insertion of combinational logic delay |
| title_short | Optimization of pipelined processors by insertion of combinational logic delay |
| title_sort | optimization of pipelined processors by insertion of combinational logic delay |
| topic_facet | Hochschulschrift |
| work_keys_str_mv | AT ekrootbrianc optimizationofpipelinedprocessorsbyinsertionofcombinationallogicdelay |