VLSI design of neural networks:
Gespeichert in:
Format: | Tagungsbericht Buch |
---|---|
Sprache: | English |
Veröffentlicht: |
Boston u.a.
Kluwer Acad. Publ.
1991
|
Schriftenreihe: | The Kluwer international series in engineering and computer science
122.: VLSI, computer architecture and digital signal processing |
Schlagworte: | |
Beschreibung: | Literaturangaben |
Beschreibung: | VI, 343 S. graph. Darst. |
ISBN: | 0792391276 |
Internformat
MARC
LEADER | 00000nam a2200000 cb4500 | ||
---|---|---|---|
001 | BV004462418 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 910826s1991 d||| |||| 00||| engod | ||
020 | |a 0792391276 |9 0-7923-9127-6 | ||
035 | |a (OCoLC)22490688 | ||
035 | |a (DE-599)BVBBV004462418 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-91 |a DE-739 |a DE-20 |a DE-29T |a DE-188 | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 621.39/5 |2 20 | |
084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
084 | |a DAT 717f |2 stub | ||
084 | |a ELT 272f |2 stub | ||
245 | 1 | 0 | |a VLSI design of neural networks |c ed. by Ulrich Ramacher ... |
264 | 1 | |a Boston u.a. |b Kluwer Acad. Publ. |c 1991 | |
300 | |a VI, 343 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 1 | |a The Kluwer international series in engineering and computer science |v 122.: VLSI, computer architecture and digital signal processing | |
500 | |a Literaturangaben | ||
650 | 4 | |a Integrated circuits |x Very large scale integration |x Design and construction | |
650 | 4 | |a Neural networks (Computer science) |x Design and construction | |
650 | 0 | 7 | |a Hardware |0 (DE-588)4023422-8 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Neuronales Netz |0 (DE-588)4226127-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Software |0 (DE-588)4055382-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Netzwerkdatenbanksystem |0 (DE-588)4171530-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 1990 |z Dortmund |2 gnd-content | |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | 2 | |a Neuronales Netz |0 (DE-588)4226127-2 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Hardware |0 (DE-588)4023422-8 |D s |
689 | 1 | |8 1\p |5 DE-604 | |
689 | 2 | 0 | |a Software |0 (DE-588)4055382-6 |D s |
689 | 2 | |8 2\p |5 DE-604 | |
689 | 3 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
689 | 3 | |8 3\p |5 DE-604 | |
689 | 4 | 0 | |a Netzwerkdatenbanksystem |0 (DE-588)4171530-5 |D s |
689 | 4 | |8 4\p |5 DE-604 | |
700 | 1 | |a Ramacher, Ulrich |e Sonstige |4 oth | |
711 | 2 | |a Workshop on Microelectronics for Neural Networks |d 1990 |c Dortmund |j Sonstige |0 (DE-588)1705202-6 |4 oth | |
830 | 0 | |a The Kluwer international series in engineering and computer science |v 122.: VLSI, computer architecture and digital signal processing |w (DE-604)BV023545171 |9 122 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-002766203 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 3\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 4\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804118631265599488 |
---|---|
any_adam_object | |
building | Verbundindex |
bvnumber | BV004462418 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ST 190 |
classification_tum | DAT 717f ELT 272f |
ctrlnum | (OCoLC)22490688 (DE-599)BVBBV004462418 |
dewey-full | 621.39/5 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.39/5 |
dewey-search | 621.39/5 |
dewey-sort | 3621.39 15 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Conference Proceeding Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02915nam a2200673 cb4500</leader><controlfield tag="001">BV004462418</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">910826s1991 d||| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792391276</subfield><subfield code="9">0-7923-9127-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)22490688</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV004462418</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-20</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-188</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 717f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI design of neural networks</subfield><subfield code="c">ed. by Ulrich Ramacher ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer Acad. Publ.</subfield><subfield code="c">1991</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VI, 343 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">122.: VLSI, computer architecture and digital signal processing</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Neural networks (Computer science)</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Neuronales Netz</subfield><subfield code="0">(DE-588)4226127-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Software</subfield><subfield code="0">(DE-588)4055382-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Netzwerkdatenbanksystem</subfield><subfield code="0">(DE-588)4171530-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">1990</subfield><subfield code="z">Dortmund</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Neuronales Netz</subfield><subfield code="0">(DE-588)4226127-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Software</subfield><subfield code="0">(DE-588)4055382-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Netzwerkdatenbanksystem</subfield><subfield code="0">(DE-588)4171530-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ramacher, Ulrich</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="711" ind1="2" ind2=" "><subfield code="a">Workshop on Microelectronics for Neural Networks</subfield><subfield code="d">1990</subfield><subfield code="c">Dortmund</subfield><subfield code="j">Sonstige</subfield><subfield code="0">(DE-588)1705202-6</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">122.: VLSI, computer architecture and digital signal processing</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">122</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002766203</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
genre | (DE-588)1071861417 Konferenzschrift 1990 Dortmund gnd-content |
genre_facet | Konferenzschrift 1990 Dortmund |
id | DE-604.BV004462418 |
illustrated | Illustrated |
indexdate | 2024-07-09T16:13:22Z |
institution | BVB |
institution_GND | (DE-588)1705202-6 |
isbn | 0792391276 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002766203 |
oclc_num | 22490688 |
open_access_boolean | |
owner | DE-91 DE-BY-TUM DE-739 DE-20 DE-29T DE-188 |
owner_facet | DE-91 DE-BY-TUM DE-739 DE-20 DE-29T DE-188 |
physical | VI, 343 S. graph. Darst. |
publishDate | 1991 |
publishDateSearch | 1991 |
publishDateSort | 1991 |
publisher | Kluwer Acad. Publ. |
record_format | marc |
series | The Kluwer international series in engineering and computer science |
series2 | The Kluwer international series in engineering and computer science |
spelling | VLSI design of neural networks ed. by Ulrich Ramacher ... Boston u.a. Kluwer Acad. Publ. 1991 VI, 343 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 122.: VLSI, computer architecture and digital signal processing Literaturangaben Integrated circuits Very large scale integration Design and construction Neural networks (Computer science) Design and construction Hardware (DE-588)4023422-8 gnd rswk-swf Neuronales Netz (DE-588)4226127-2 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Software (DE-588)4055382-6 gnd rswk-swf Netzwerkdatenbanksystem (DE-588)4171530-5 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 1990 Dortmund gnd-content VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s Neuronales Netz (DE-588)4226127-2 s DE-604 Hardware (DE-588)4023422-8 s 1\p DE-604 Software (DE-588)4055382-6 s 2\p DE-604 Computerarchitektur (DE-588)4048717-9 s 3\p DE-604 Netzwerkdatenbanksystem (DE-588)4171530-5 s 4\p DE-604 Ramacher, Ulrich Sonstige oth Workshop on Microelectronics for Neural Networks 1990 Dortmund Sonstige (DE-588)1705202-6 oth The Kluwer international series in engineering and computer science 122.: VLSI, computer architecture and digital signal processing (DE-604)BV023545171 122 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | VLSI design of neural networks The Kluwer international series in engineering and computer science Integrated circuits Very large scale integration Design and construction Neural networks (Computer science) Design and construction Hardware (DE-588)4023422-8 gnd Neuronales Netz (DE-588)4226127-2 gnd VLSI (DE-588)4117388-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Software (DE-588)4055382-6 gnd Netzwerkdatenbanksystem (DE-588)4171530-5 gnd Entwurf (DE-588)4121208-3 gnd |
subject_GND | (DE-588)4023422-8 (DE-588)4226127-2 (DE-588)4117388-0 (DE-588)4048717-9 (DE-588)4055382-6 (DE-588)4171530-5 (DE-588)4121208-3 (DE-588)1071861417 |
title | VLSI design of neural networks |
title_auth | VLSI design of neural networks |
title_exact_search | VLSI design of neural networks |
title_full | VLSI design of neural networks ed. by Ulrich Ramacher ... |
title_fullStr | VLSI design of neural networks ed. by Ulrich Ramacher ... |
title_full_unstemmed | VLSI design of neural networks ed. by Ulrich Ramacher ... |
title_short | VLSI design of neural networks |
title_sort | vlsi design of neural networks |
topic | Integrated circuits Very large scale integration Design and construction Neural networks (Computer science) Design and construction Hardware (DE-588)4023422-8 gnd Neuronales Netz (DE-588)4226127-2 gnd VLSI (DE-588)4117388-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Software (DE-588)4055382-6 gnd Netzwerkdatenbanksystem (DE-588)4171530-5 gnd Entwurf (DE-588)4121208-3 gnd |
topic_facet | Integrated circuits Very large scale integration Design and construction Neural networks (Computer science) Design and construction Hardware Neuronales Netz VLSI Computerarchitektur Software Netzwerkdatenbanksystem Entwurf Konferenzschrift 1990 Dortmund |
volume_link | (DE-604)BV023545171 |
work_keys_str_mv | AT ramacherulrich vlsidesignofneuralnetworks AT workshoponmicroelectronicsforneuralnetworksdortmund vlsidesignofneuralnetworks |