Fundamentals of digital logic design: with VLSI circuit applications
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
New York u.a.
Prentice Hall
1990
|
| Schriftenreihe: | Prentice Hall silicon systems engineering series
|
| Schlagworte: | |
| Beschreibung: | XIV, 472 S. graph. Darst. |
| ISBN: | 0724804323 0133326934 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV003578481 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 900828s1990 d||| |||| 00||| engod | ||
| 020 | |a 0724804323 |9 0-7248-0432-3 | ||
| 020 | |a 0133326934 |9 0-13-332693-4 | ||
| 035 | |a (OCoLC)220394905 | ||
| 035 | |a (DE-599)BVBBV003578481 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.395 |2 20 | |
| 084 | |a ZN 5620 |0 (DE-625)157469: |2 rvk | ||
| 084 | |a ELT 450f |2 stub | ||
| 100 | 1 | |a Pucknell, Douglas A. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Fundamentals of digital logic design |b with VLSI circuit applications |
| 264 | 1 | |a New York u.a. |b Prentice Hall |c 1990 | |
| 300 | |a XIV, 472 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Prentice Hall silicon systems engineering series | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Design and construction | |
| 650 | 4 | |a Logic design | |
| 650 | 0 | 7 | |a Digitaltechnik |0 (DE-588)4012303-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logischer Entwurf |0 (DE-588)4168051-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logische Schaltung |0 (DE-588)4131023-8 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitaltechnik |0 (DE-588)4012303-0 |D s |
| 689 | 0 | 1 | |a Logischer Entwurf |0 (DE-588)4168051-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Logische Schaltung |0 (DE-588)4131023-8 |D s |
| 689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 1 | |8 1\p |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-002278182 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804117928460681216 |
|---|---|
| any_adam_object | |
| author | Pucknell, Douglas A. |
| author_facet | Pucknell, Douglas A. |
| author_role | aut |
| author_sort | Pucknell, Douglas A. |
| author_variant | d a p da dap |
| building | Verbundindex |
| bvnumber | BV003578481 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 5620 |
| classification_tum | ELT 450f |
| ctrlnum | (OCoLC)220394905 (DE-599)BVBBV003578481 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01697nam a2200481 c 4500</leader><controlfield tag="001">BV003578481</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">900828s1990 d||| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0724804323</subfield><subfield code="9">0-7248-0432-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0133326934</subfield><subfield code="9">0-13-332693-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)220394905</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV003578481</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5620</subfield><subfield code="0">(DE-625)157469:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 450f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Pucknell, Douglas A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Fundamentals of digital logic design</subfield><subfield code="b">with VLSI circuit applications</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York u.a.</subfield><subfield code="b">Prentice Hall</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 472 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Prentice Hall silicon systems engineering series</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitaltechnik</subfield><subfield code="0">(DE-588)4012303-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitaltechnik</subfield><subfield code="0">(DE-588)4012303-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002278182</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV003578481 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T16:02:12Z |
| institution | BVB |
| isbn | 0724804323 0133326934 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002278182 |
| oclc_num | 220394905 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | XIV, 472 S. graph. Darst. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| publisher | Prentice Hall |
| record_format | marc |
| series2 | Prentice Hall silicon systems engineering series |
| spelling | Pucknell, Douglas A. Verfasser aut Fundamentals of digital logic design with VLSI circuit applications New York u.a. Prentice Hall 1990 XIV, 472 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Prentice Hall silicon systems engineering series Integrated circuits Very large scale integration Design and construction Logic design Digitaltechnik (DE-588)4012303-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf Digitaltechnik (DE-588)4012303-0 s Logischer Entwurf (DE-588)4168051-0 s DE-604 Logische Schaltung (DE-588)4131023-8 s Entwurf (DE-588)4121208-3 s 1\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Pucknell, Douglas A. Fundamentals of digital logic design with VLSI circuit applications Integrated circuits Very large scale integration Design and construction Logic design Digitaltechnik (DE-588)4012303-0 gnd Entwurf (DE-588)4121208-3 gnd Logischer Entwurf (DE-588)4168051-0 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| subject_GND | (DE-588)4012303-0 (DE-588)4121208-3 (DE-588)4168051-0 (DE-588)4131023-8 |
| title | Fundamentals of digital logic design with VLSI circuit applications |
| title_auth | Fundamentals of digital logic design with VLSI circuit applications |
| title_exact_search | Fundamentals of digital logic design with VLSI circuit applications |
| title_full | Fundamentals of digital logic design with VLSI circuit applications |
| title_fullStr | Fundamentals of digital logic design with VLSI circuit applications |
| title_full_unstemmed | Fundamentals of digital logic design with VLSI circuit applications |
| title_short | Fundamentals of digital logic design |
| title_sort | fundamentals of digital logic design with vlsi circuit applications |
| title_sub | with VLSI circuit applications |
| topic | Integrated circuits Very large scale integration Design and construction Logic design Digitaltechnik (DE-588)4012303-0 gnd Entwurf (DE-588)4121208-3 gnd Logischer Entwurf (DE-588)4168051-0 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| topic_facet | Integrated circuits Very large scale integration Design and construction Logic design Digitaltechnik Entwurf Logischer Entwurf Logische Schaltung |
| work_keys_str_mv | AT pucknelldouglasa fundamentalsofdigitallogicdesignwithvlsicircuitapplications |