Transistor sizing for timing optimization of combinational digital CMOS circuits:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English German |
| Veröffentlicht: |
Konstanz
Hartung-Gorre
1990
|
| Ausgabe: | 1. Aufl. |
| Schriftenreihe: | Series in microelectronics
4 |
| Schlagworte: | |
| Beschreibung: | Zugl.: Zürich, Techn. Hochschule, Diss.. - Zsfassung in dt. Sprache |
| Beschreibung: | IX, 102 S. graph. Darst. |
| ISBN: | 3891913303 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV002603080 | ||
| 003 | DE-604 | ||
| 005 | 20110607 | ||
| 007 | t | ||
| 008 | 900219s1990 d||| m||| 00||| eng d | ||
| 020 | |a 3891913303 |9 3-89191-330-3 | ||
| 035 | |a (OCoLC)23142425 | ||
| 035 | |a (DE-599)BVBBV002603080 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng |a ger | |
| 049 | |a DE-Aug4 |a DE-91 | ||
| 050 | 0 | |a TK7871.99.M44 | |
| 082 | 0 | |a 621.39/732 |2 20 | |
| 084 | |a ZN 4960 |0 (DE-625)157426: |2 rvk | ||
| 084 | |a ELT 364d |2 stub | ||
| 084 | |a ELT 456d |2 stub | ||
| 100 | 1 | |a Heusler, Lucas S. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Transistor sizing for timing optimization of combinational digital CMOS circuits |c Lucas S. Heusler |
| 250 | |a 1. Aufl. | ||
| 264 | 1 | |a Konstanz |b Hartung-Gorre |c 1990 | |
| 300 | |a IX, 102 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Series in microelectronics |v 4 | |
| 500 | |a Zugl.: Zürich, Techn. Hochschule, Diss.. - Zsfassung in dt. Sprache | ||
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Metal oxide semiconductors, Complementary | |
| 650 | 4 | |a Timing circuits |x Data processing | |
| 650 | 4 | |a Transistor circuits |x Data processing | |
| 650 | 0 | 7 | |a Transistor |0 (DE-588)4060646-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CMOS-Schaltung |0 (DE-588)4148111-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltnetz |0 (DE-588)4052053-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Bemessung |0 (DE-588)4005461-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Nichtlineare Optimierung |0 (DE-588)4128192-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CMOS |0 (DE-588)4010319-5 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Schaltnetz |0 (DE-588)4052053-5 |D s |
| 689 | 0 | 1 | |a CMOS |0 (DE-588)4010319-5 |D s |
| 689 | 0 | 2 | |a Transistor |0 (DE-588)4060646-6 |D s |
| 689 | 0 | 3 | |a Nichtlineare Optimierung |0 (DE-588)4128192-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a CMOS-Schaltung |0 (DE-588)4148111-2 |D s |
| 689 | 1 | 1 | |a Transistor |0 (DE-588)4060646-6 |D s |
| 689 | 1 | 2 | |a Bemessung |0 (DE-588)4005461-5 |D s |
| 689 | 1 | |5 DE-604 | |
| 830 | 0 | |a Series in microelectronics |v 4 |w (DE-604)BV002454417 |9 4 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-001675641 | ||
Datensatz im Suchindex
| _version_ | 1804116990818779136 |
|---|---|
| any_adam_object | |
| author | Heusler, Lucas S. |
| author_facet | Heusler, Lucas S. |
| author_role | aut |
| author_sort | Heusler, Lucas S. |
| author_variant | l s h ls lsh |
| building | Verbundindex |
| bvnumber | BV002603080 |
| callnumber-first | T - Technology |
| callnumber-label | TK7871 |
| callnumber-raw | TK7871.99.M44 |
| callnumber-search | TK7871.99.M44 |
| callnumber-sort | TK 47871.99 M44 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4960 |
| classification_tum | ELT 364d ELT 456d |
| ctrlnum | (OCoLC)23142425 (DE-599)BVBBV002603080 |
| dewey-full | 621.39/732 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/732 |
| dewey-search | 621.39/732 |
| dewey-sort | 3621.39 3732 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. Aufl. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02198nam a2200601 cb4500</leader><controlfield tag="001">BV002603080</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20110607 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">900219s1990 d||| m||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3891913303</subfield><subfield code="9">3-89191-330-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)23142425</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002603080</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield><subfield code="a">ger</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7871.99.M44</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/732</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4960</subfield><subfield code="0">(DE-625)157426:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 364d</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 456d</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Heusler, Lucas S.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Transistor sizing for timing optimization of combinational digital CMOS circuits</subfield><subfield code="c">Lucas S. Heusler</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. Aufl.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Konstanz</subfield><subfield code="b">Hartung-Gorre</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 102 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Series in microelectronics</subfield><subfield code="v">4</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Zürich, Techn. Hochschule, Diss.. - Zsfassung in dt. Sprache</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Timing circuits</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Transistor circuits</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Transistor</subfield><subfield code="0">(DE-588)4060646-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltnetz</subfield><subfield code="0">(DE-588)4052053-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Bemessung</subfield><subfield code="0">(DE-588)4005461-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Nichtlineare Optimierung</subfield><subfield code="0">(DE-588)4128192-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltnetz</subfield><subfield code="0">(DE-588)4052053-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Transistor</subfield><subfield code="0">(DE-588)4060646-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Nichtlineare Optimierung</subfield><subfield code="0">(DE-588)4128192-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Transistor</subfield><subfield code="0">(DE-588)4060646-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Bemessung</subfield><subfield code="0">(DE-588)4005461-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Series in microelectronics</subfield><subfield code="v">4</subfield><subfield code="w">(DE-604)BV002454417</subfield><subfield code="9">4</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001675641</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV002603080 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T15:47:17Z |
| institution | BVB |
| isbn | 3891913303 |
| language | English German |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001675641 |
| oclc_num | 23142425 |
| open_access_boolean | |
| owner | DE-Aug4 DE-91 DE-BY-TUM |
| owner_facet | DE-Aug4 DE-91 DE-BY-TUM |
| physical | IX, 102 S. graph. Darst. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| publisher | Hartung-Gorre |
| record_format | marc |
| series | Series in microelectronics |
| series2 | Series in microelectronics |
| spelling | Heusler, Lucas S. Verfasser aut Transistor sizing for timing optimization of combinational digital CMOS circuits Lucas S. Heusler 1. Aufl. Konstanz Hartung-Gorre 1990 IX, 102 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Series in microelectronics 4 Zugl.: Zürich, Techn. Hochschule, Diss.. - Zsfassung in dt. Sprache Datenverarbeitung Metal oxide semiconductors, Complementary Timing circuits Data processing Transistor circuits Data processing Transistor (DE-588)4060646-6 gnd rswk-swf CMOS-Schaltung (DE-588)4148111-2 gnd rswk-swf Schaltnetz (DE-588)4052053-5 gnd rswk-swf Bemessung (DE-588)4005461-5 gnd rswk-swf Nichtlineare Optimierung (DE-588)4128192-5 gnd rswk-swf CMOS (DE-588)4010319-5 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Schaltnetz (DE-588)4052053-5 s CMOS (DE-588)4010319-5 s Transistor (DE-588)4060646-6 s Nichtlineare Optimierung (DE-588)4128192-5 s DE-604 CMOS-Schaltung (DE-588)4148111-2 s Bemessung (DE-588)4005461-5 s Series in microelectronics 4 (DE-604)BV002454417 4 |
| spellingShingle | Heusler, Lucas S. Transistor sizing for timing optimization of combinational digital CMOS circuits Series in microelectronics Datenverarbeitung Metal oxide semiconductors, Complementary Timing circuits Data processing Transistor circuits Data processing Transistor (DE-588)4060646-6 gnd CMOS-Schaltung (DE-588)4148111-2 gnd Schaltnetz (DE-588)4052053-5 gnd Bemessung (DE-588)4005461-5 gnd Nichtlineare Optimierung (DE-588)4128192-5 gnd CMOS (DE-588)4010319-5 gnd |
| subject_GND | (DE-588)4060646-6 (DE-588)4148111-2 (DE-588)4052053-5 (DE-588)4005461-5 (DE-588)4128192-5 (DE-588)4010319-5 (DE-588)4113937-9 |
| title | Transistor sizing for timing optimization of combinational digital CMOS circuits |
| title_auth | Transistor sizing for timing optimization of combinational digital CMOS circuits |
| title_exact_search | Transistor sizing for timing optimization of combinational digital CMOS circuits |
| title_full | Transistor sizing for timing optimization of combinational digital CMOS circuits Lucas S. Heusler |
| title_fullStr | Transistor sizing for timing optimization of combinational digital CMOS circuits Lucas S. Heusler |
| title_full_unstemmed | Transistor sizing for timing optimization of combinational digital CMOS circuits Lucas S. Heusler |
| title_short | Transistor sizing for timing optimization of combinational digital CMOS circuits |
| title_sort | transistor sizing for timing optimization of combinational digital cmos circuits |
| topic | Datenverarbeitung Metal oxide semiconductors, Complementary Timing circuits Data processing Transistor circuits Data processing Transistor (DE-588)4060646-6 gnd CMOS-Schaltung (DE-588)4148111-2 gnd Schaltnetz (DE-588)4052053-5 gnd Bemessung (DE-588)4005461-5 gnd Nichtlineare Optimierung (DE-588)4128192-5 gnd CMOS (DE-588)4010319-5 gnd |
| topic_facet | Datenverarbeitung Metal oxide semiconductors, Complementary Timing circuits Data processing Transistor circuits Data processing Transistor CMOS-Schaltung Schaltnetz Bemessung Nichtlineare Optimierung CMOS Hochschulschrift |
| volume_link | (DE-604)BV002454417 |
| work_keys_str_mv | AT heuslerlucass transistorsizingfortimingoptimizationofcombinationaldigitalcmoscircuits |