Logic minimization algorithms for VLSI synthesis:
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | Undetermined |
| Veröffentlicht: |
Boston u.a.
Kluwer
1986
|
| Ausgabe: | 4. print. |
| Schriftenreihe: | Kluwer international series in engineering and computer science.
2. |
| Schlagworte: | |
| Beschreibung: | IX, 192 S. graph. Darst. |
| ISBN: | 0898381649 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV002290645 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 890928s1986 d||| |||| 00||| und d | ||
| 020 | |a 0898381649 |9 0-89838-164-9 | ||
| 035 | |a (OCoLC)257824201 | ||
| 035 | |a (DE-599)BVBBV002290645 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | |a und | ||
| 049 | |a DE-91G |a DE-29T | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 084 | |a ELT 355f |2 stub | ||
| 245 | 1 | 0 | |a Logic minimization algorithms for VLSI synthesis |c by Robert K. Brayton ... |
| 250 | |a 4. print. | ||
| 264 | 1 | |a Boston u.a. |b Kluwer |c 1986 | |
| 300 | |a IX, 192 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Kluwer international series in engineering and computer science. |v 2. | |
| 650 | 0 | 7 | |a Algorithmus |0 (DE-588)4001183-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Synthese |0 (DE-588)4418958-8 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Optimierung |0 (DE-588)4043664-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Minimierung |0 (DE-588)4251074-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Synthese |0 (DE-588)4418958-8 |D s |
| 689 | 0 | 2 | |a Minimierung |0 (DE-588)4251074-0 |D s |
| 689 | 0 | 3 | |a Algorithmus |0 (DE-588)4001183-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Optimierung |0 (DE-588)4043664-0 |D s |
| 689 | 1 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Brayton, Robert K. |e Sonstige |4 oth | |
| 830 | 0 | |a Kluwer international series in engineering and computer science. |v 2. |w (DE-604)BV023545171 |9 2. | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-001505262 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804116750321582080 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV002290645 |
| classification_rvk | ST 190 ZN 4950 |
| classification_tum | ELT 355f |
| ctrlnum | (OCoLC)257824201 (DE-599)BVBBV002290645 |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 4. print. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01798nam a2200493 cb4500</leader><controlfield tag="001">BV002290645</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">890928s1986 d||| |||| 00||| und d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0898381649</subfield><subfield code="9">0-89838-164-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)257824201</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002290645</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-29T</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic minimization algorithms for VLSI synthesis</subfield><subfield code="c">by Robert K. Brayton ...</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">4. print.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1986</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 192 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Kluwer international series in engineering and computer science.</subfield><subfield code="v">2.</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Synthese</subfield><subfield code="0">(DE-588)4418958-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Minimierung</subfield><subfield code="0">(DE-588)4251074-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Synthese</subfield><subfield code="0">(DE-588)4418958-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Minimierung</subfield><subfield code="0">(DE-588)4251074-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Brayton, Robert K.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Kluwer international series in engineering and computer science.</subfield><subfield code="v">2.</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">2.</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001505262</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV002290645 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T15:43:28Z |
| institution | BVB |
| isbn | 0898381649 |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001505262 |
| oclc_num | 257824201 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-29T |
| owner_facet | DE-91G DE-BY-TUM DE-29T |
| physical | IX, 192 S. graph. Darst. |
| publishDate | 1986 |
| publishDateSearch | 1986 |
| publishDateSort | 1986 |
| publisher | Kluwer |
| record_format | marc |
| series | Kluwer international series in engineering and computer science. |
| series2 | Kluwer international series in engineering and computer science. |
| spelling | Logic minimization algorithms for VLSI synthesis by Robert K. Brayton ... 4. print. Boston u.a. Kluwer 1986 IX, 192 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Kluwer international series in engineering and computer science. 2. Algorithmus (DE-588)4001183-5 gnd rswk-swf Synthese (DE-588)4418958-8 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Optimierung (DE-588)4043664-0 gnd rswk-swf Minimierung (DE-588)4251074-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Synthese (DE-588)4418958-8 s Minimierung (DE-588)4251074-0 s Algorithmus (DE-588)4001183-5 s DE-604 Optimierung (DE-588)4043664-0 s 1\p DE-604 Brayton, Robert K. Sonstige oth Kluwer international series in engineering and computer science. 2. (DE-604)BV023545171 2. 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Logic minimization algorithms for VLSI synthesis Kluwer international series in engineering and computer science. Algorithmus (DE-588)4001183-5 gnd Synthese (DE-588)4418958-8 gnd VLSI (DE-588)4117388-0 gnd Optimierung (DE-588)4043664-0 gnd Minimierung (DE-588)4251074-0 gnd |
| subject_GND | (DE-588)4001183-5 (DE-588)4418958-8 (DE-588)4117388-0 (DE-588)4043664-0 (DE-588)4251074-0 |
| title | Logic minimization algorithms for VLSI synthesis |
| title_auth | Logic minimization algorithms for VLSI synthesis |
| title_exact_search | Logic minimization algorithms for VLSI synthesis |
| title_full | Logic minimization algorithms for VLSI synthesis by Robert K. Brayton ... |
| title_fullStr | Logic minimization algorithms for VLSI synthesis by Robert K. Brayton ... |
| title_full_unstemmed | Logic minimization algorithms for VLSI synthesis by Robert K. Brayton ... |
| title_short | Logic minimization algorithms for VLSI synthesis |
| title_sort | logic minimization algorithms for vlsi synthesis |
| topic | Algorithmus (DE-588)4001183-5 gnd Synthese (DE-588)4418958-8 gnd VLSI (DE-588)4117388-0 gnd Optimierung (DE-588)4043664-0 gnd Minimierung (DE-588)4251074-0 gnd |
| topic_facet | Algorithmus Synthese VLSI Optimierung Minimierung |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT braytonrobertk logicminimizationalgorithmsforvlsisynthesis |