Logic design and simulation:
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Amsterdam u.a.
North-Holland
1986
|
| Schriftenreihe: | Advances in CAD for VLSI.
2. |
| Schlagworte: | |
| Beschreibung: | Literaturangaben |
| Beschreibung: | X, 286 S. graph. Darst. |
| ISBN: | 0444878920 0444878904 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV002290570 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 890928s1986 d||| |||| 00||| eng d | ||
| 020 | |a 0444878920 |9 0-444-87892-0 | ||
| 020 | |a 0444878904 |9 0-444-87890-4 | ||
| 035 | |a (OCoLC)14242249 | ||
| 035 | |a (DE-599)BVBBV002290570 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-384 |a DE-739 |a DE-29T |a DE-898 | ||
| 050 | 0 | |a TK7868.L6 | |
| 082 | 0 | |a 621.395 |2 19 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ST 195 |0 (DE-625)143608: |2 rvk | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 084 | |a ELT 355f |2 stub | ||
| 245 | 1 | 0 | |a Logic design and simulation |c ed. by E. Hörbst |
| 264 | 1 | |a Amsterdam u.a. |b North-Holland |c 1986 | |
| 300 | |a X, 286 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Advances in CAD for VLSI. |v 2. | |
| 500 | |a Literaturangaben | ||
| 650 | 4 | |a Circuits intégrés à très grande échelle - Conception et construction - Informatique | |
| 650 | 4 | |a Circuits intégrés à très grande échelle - Modèles mathématiques | |
| 650 | 4 | |a Structure logique | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Mathematisches Modell | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Design and construction |x Data processing | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Mathematical models | |
| 650 | 4 | |a Logic design | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logischer Entwurf |0 (DE-588)4168051-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 655 | 7 | |a ICAD |2 gnd |9 rswk-swf | |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
| 689 | 0 | 2 | |a Logischer Entwurf |0 (DE-588)4168051-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Simulation |0 (DE-588)4055072-2 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a ICAD |A f |
| 689 | 2 | |5 DE-604 | |
| 689 | 3 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 3 | |8 1\p |5 DE-604 | |
| 689 | 4 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 4 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
| 689 | 4 | |5 DE-604 | |
| 700 | 1 | |a Hörbst, Egon |e Sonstige |4 oth | |
| 830 | 0 | |a Advances in CAD for VLSI. |v 2. |w (DE-604)BV001897464 |9 2. | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-001505205 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804116750227210240 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV002290570 |
| callnumber-first | T - Technology |
| callnumber-label | TK7868 |
| callnumber-raw | TK7868.L6 |
| callnumber-search | TK7868.L6 |
| callnumber-sort | TK 47868 L6 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 ST 195 ZN 4950 |
| classification_tum | ELT 355f |
| ctrlnum | (OCoLC)14242249 (DE-599)BVBBV002290570 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02615nam a2200721 cb4500</leader><controlfield tag="001">BV002290570</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">890928s1986 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0444878920</subfield><subfield code="9">0-444-87892-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0444878904</subfield><subfield code="9">0-444-87890-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)14242249</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002290570</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-384</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-898</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7868.L6</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 195</subfield><subfield code="0">(DE-625)143608:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic design and simulation</subfield><subfield code="c">ed. by E. Hörbst</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam u.a.</subfield><subfield code="b">North-Holland</subfield><subfield code="c">1986</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 286 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Advances in CAD for VLSI.</subfield><subfield code="v">2.</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Conception et construction - Informatique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Modèles mathématiques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Structure logique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">ICAD</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">ICAD</subfield><subfield code="A">f</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hörbst, Egon</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Advances in CAD for VLSI.</subfield><subfield code="v">2.</subfield><subfield code="w">(DE-604)BV001897464</subfield><subfield code="9">2.</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001505205</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| genre | ICAD gnd |
| genre_facet | ICAD |
| id | DE-604.BV002290570 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T15:43:28Z |
| institution | BVB |
| isbn | 0444878920 0444878904 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001505205 |
| oclc_num | 14242249 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-384 DE-739 DE-29T DE-898 DE-BY-UBR |
| owner_facet | DE-91G DE-BY-TUM DE-384 DE-739 DE-29T DE-898 DE-BY-UBR |
| physical | X, 286 S. graph. Darst. |
| publishDate | 1986 |
| publishDateSearch | 1986 |
| publishDateSort | 1986 |
| publisher | North-Holland |
| record_format | marc |
| series | Advances in CAD for VLSI. |
| series2 | Advances in CAD for VLSI. |
| spelling | Logic design and simulation ed. by E. Hörbst Amsterdam u.a. North-Holland 1986 X, 286 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Advances in CAD for VLSI. 2. Literaturangaben Circuits intégrés à très grande échelle - Conception et construction - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Structure logique Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Design and construction Data processing Integrated circuits Very large scale integration Mathematical models Logic design Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf ICAD gnd rswk-swf VLSI (DE-588)4117388-0 s CAD (DE-588)4069794-0 s Logischer Entwurf (DE-588)4168051-0 s DE-604 Simulation (DE-588)4055072-2 s ICAD f Schaltungsentwurf (DE-588)4179389-4 s 1\p DE-604 Hörbst, Egon Sonstige oth Advances in CAD for VLSI. 2. (DE-604)BV001897464 2. 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Logic design and simulation Advances in CAD for VLSI. Circuits intégrés à très grande échelle - Conception et construction - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Structure logique Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Design and construction Data processing Integrated circuits Very large scale integration Mathematical models Logic design Schaltungsentwurf (DE-588)4179389-4 gnd Simulation (DE-588)4055072-2 gnd CAD (DE-588)4069794-0 gnd Logischer Entwurf (DE-588)4168051-0 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4055072-2 (DE-588)4069794-0 (DE-588)4168051-0 (DE-588)4117388-0 |
| title | Logic design and simulation |
| title_auth | Logic design and simulation |
| title_exact_search | Logic design and simulation |
| title_full | Logic design and simulation ed. by E. Hörbst |
| title_fullStr | Logic design and simulation ed. by E. Hörbst |
| title_full_unstemmed | Logic design and simulation ed. by E. Hörbst |
| title_short | Logic design and simulation |
| title_sort | logic design and simulation |
| topic | Circuits intégrés à très grande échelle - Conception et construction - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Structure logique Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Design and construction Data processing Integrated circuits Very large scale integration Mathematical models Logic design Schaltungsentwurf (DE-588)4179389-4 gnd Simulation (DE-588)4055072-2 gnd CAD (DE-588)4069794-0 gnd Logischer Entwurf (DE-588)4168051-0 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Circuits intégrés à très grande échelle - Conception et construction - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Structure logique Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Design and construction Data processing Integrated circuits Very large scale integration Mathematical models Logic design Schaltungsentwurf Simulation CAD Logischer Entwurf VLSI ICAD |
| volume_link | (DE-604)BV001897464 |
| work_keys_str_mv | AT horbstegon logicdesignandsimulation |