Fundamentals of structured hardware design: a design language approach at register transfer level
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Amsterdam
North-Holland Publ. Co.
1977
|
Schlagworte: | |
Beschreibung: | XIV, 323 S. zahlr. graph. Darst. |
ISBN: | 0444850074 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV002282751 | ||
003 | DE-604 | ||
005 | 20200602 | ||
007 | t | ||
008 | 890928s1977 d||| |||| 00||| eng d | ||
020 | |a 0444850074 |9 0-444-85007-4 | ||
035 | |a (OCoLC)3168418 | ||
035 | |a (DE-599)BVBBV002282751 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-91G |a DE-473 |a DE-355 |a DE-29T |a DE-83 |a DE-706 | ||
050 | 0 | |a TK7888.3 | |
082 | 0 | |a 621.3819/58/2 | |
084 | |a QH 500 |0 (DE-625)141607: |2 rvk | ||
100 | 1 | |a Hartenstein, Reiner W. |d 1934-2022 |e Verfasser |0 (DE-588)109112660 |4 aut | |
245 | 1 | 0 | |a Fundamentals of structured hardware design |b a design language approach at register transfer level |c by Reiner W. Hartenstein |
264 | 1 | |a Amsterdam |b North-Holland Publ. Co. |c 1977 | |
300 | |a XIV, 323 S. |b zahlr. graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 4 | |a Ordinateurs - Conception et construction - Informatique | |
650 | 7 | |a conception architecture |2 inriac | |
650 | 7 | |a conception matériel |2 inriac | |
650 | 7 | |a conception système |2 inriac | |
650 | 4 | |a Datenverarbeitung | |
650 | 4 | |a Electronic digital computers |x Design and construction |x Data processing | |
650 | 0 | 7 | |a Konstruktion |0 (DE-588)4032231-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Computer |0 (DE-588)4070083-5 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Computer |0 (DE-588)4070083-5 |D s |
689 | 0 | 1 | |a Konstruktion |0 (DE-588)4032231-2 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Computer |0 (DE-588)4070083-5 |D s |
689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 1 | |5 DE-604 | |
940 | 1 | |q TUB-nveb | |
999 | |a oai:aleph.bib-bvb.de:BVB01-001500240 |
Datensatz im Suchindex
_version_ | 1804116741883691008 |
---|---|
any_adam_object | |
author | Hartenstein, Reiner W. 1934-2022 |
author_GND | (DE-588)109112660 |
author_facet | Hartenstein, Reiner W. 1934-2022 |
author_role | aut |
author_sort | Hartenstein, Reiner W. 1934-2022 |
author_variant | r w h rw rwh |
building | Verbundindex |
bvnumber | BV002282751 |
callnumber-first | T - Technology |
callnumber-label | TK7888 |
callnumber-raw | TK7888.3 |
callnumber-search | TK7888.3 |
callnumber-sort | TK 47888.3 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | QH 500 |
ctrlnum | (OCoLC)3168418 (DE-599)BVBBV002282751 |
dewey-full | 621.3819/58/2 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3819/58/2 |
dewey-search | 621.3819/58/2 |
dewey-sort | 3621.3819 258 12 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik Wirtschaftswissenschaften |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01743nam a2200481 c 4500</leader><controlfield tag="001">BV002282751</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20200602 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">890928s1977 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0444850074</subfield><subfield code="9">0-444-85007-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)3168418</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002282751</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-473</subfield><subfield code="a">DE-355</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.3</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3819/58/2</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">QH 500</subfield><subfield code="0">(DE-625)141607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hartenstein, Reiner W.</subfield><subfield code="d">1934-2022</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)109112660</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Fundamentals of structured hardware design</subfield><subfield code="b">a design language approach at register transfer level</subfield><subfield code="c">by Reiner W. Hartenstein</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">North-Holland Publ. Co.</subfield><subfield code="c">1977</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 323 S.</subfield><subfield code="b">zahlr. graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs - Conception et construction - Informatique</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception architecture</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception matériel</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception système</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">TUB-nveb</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001500240</subfield></datafield></record></collection> |
id | DE-604.BV002282751 |
illustrated | Illustrated |
indexdate | 2024-07-09T15:43:20Z |
institution | BVB |
isbn | 0444850074 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001500240 |
oclc_num | 3168418 |
open_access_boolean | |
owner | DE-91G DE-BY-TUM DE-473 DE-BY-UBG DE-355 DE-BY-UBR DE-29T DE-83 DE-706 |
owner_facet | DE-91G DE-BY-TUM DE-473 DE-BY-UBG DE-355 DE-BY-UBR DE-29T DE-83 DE-706 |
physical | XIV, 323 S. zahlr. graph. Darst. |
psigel | TUB-nveb |
publishDate | 1977 |
publishDateSearch | 1977 |
publishDateSort | 1977 |
publisher | North-Holland Publ. Co. |
record_format | marc |
spelling | Hartenstein, Reiner W. 1934-2022 Verfasser (DE-588)109112660 aut Fundamentals of structured hardware design a design language approach at register transfer level by Reiner W. Hartenstein Amsterdam North-Holland Publ. Co. 1977 XIV, 323 S. zahlr. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Ordinateurs - Conception et construction - Informatique conception architecture inriac conception matériel inriac conception système inriac Datenverarbeitung Electronic digital computers Design and construction Data processing Konstruktion (DE-588)4032231-2 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Computer (DE-588)4070083-5 gnd rswk-swf Computer (DE-588)4070083-5 s Konstruktion (DE-588)4032231-2 s DE-604 Entwurf (DE-588)4121208-3 s |
spellingShingle | Hartenstein, Reiner W. 1934-2022 Fundamentals of structured hardware design a design language approach at register transfer level Ordinateurs - Conception et construction - Informatique conception architecture inriac conception matériel inriac conception système inriac Datenverarbeitung Electronic digital computers Design and construction Data processing Konstruktion (DE-588)4032231-2 gnd Entwurf (DE-588)4121208-3 gnd Computer (DE-588)4070083-5 gnd |
subject_GND | (DE-588)4032231-2 (DE-588)4121208-3 (DE-588)4070083-5 |
title | Fundamentals of structured hardware design a design language approach at register transfer level |
title_auth | Fundamentals of structured hardware design a design language approach at register transfer level |
title_exact_search | Fundamentals of structured hardware design a design language approach at register transfer level |
title_full | Fundamentals of structured hardware design a design language approach at register transfer level by Reiner W. Hartenstein |
title_fullStr | Fundamentals of structured hardware design a design language approach at register transfer level by Reiner W. Hartenstein |
title_full_unstemmed | Fundamentals of structured hardware design a design language approach at register transfer level by Reiner W. Hartenstein |
title_short | Fundamentals of structured hardware design |
title_sort | fundamentals of structured hardware design a design language approach at register transfer level |
title_sub | a design language approach at register transfer level |
topic | Ordinateurs - Conception et construction - Informatique conception architecture inriac conception matériel inriac conception système inriac Datenverarbeitung Electronic digital computers Design and construction Data processing Konstruktion (DE-588)4032231-2 gnd Entwurf (DE-588)4121208-3 gnd Computer (DE-588)4070083-5 gnd |
topic_facet | Ordinateurs - Conception et construction - Informatique conception architecture conception matériel conception système Datenverarbeitung Electronic digital computers Design and construction Data processing Konstruktion Entwurf Computer |
work_keys_str_mv | AT hartensteinreinerw fundamentalsofstructuredhardwaredesignadesignlanguageapproachatregistertransferlevel |