The logic design of transistor digital computers:
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Englewood Cliffs, N.J.
Prentice-Hall
1963
|
| Schriftenreihe: | Prentice-Hall international series in electrical engineering.
|
| Schlagworte: | |
| Beschreibung: | X, 322 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV002277853 | ||
| 003 | DE-604 | ||
| 005 | 20240206 | ||
| 007 | t | ||
| 008 | 890928s1963 |||| 00||| eng d | ||
| 035 | |a (OCoLC)965094 | ||
| 035 | |a (DE-599)BVBBV002277853 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-83 |a DE-92 | ||
| 050 | 0 | |a TK7888.3 | |
| 082 | 0 | |a 621.38151 | |
| 100 | 1 | |a Maley, Gerald A. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a The logic design of transistor digital computers |c Gerald A. Maley ; John Earle |
| 264 | 1 | |a Englewood Cliffs, N.J. |b Prentice-Hall |c 1963 | |
| 300 | |a X, 322 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Prentice-Hall international series in electrical engineering. | |
| 650 | 7 | |a Arquitetura De Sistemas De Computacao |2 larpcal | |
| 650 | 4 | |a Circuits logiques | |
| 650 | 4 | |a Circuits transistorisés | |
| 650 | 7 | |a Circuits transistorisés |2 ram | |
| 650 | 7 | |a Logique symbolique et mathématique |2 ram | |
| 650 | 7 | |a Ordinateurs - Conception et construction |2 ram | |
| 650 | 4 | |a Structure logique - Conception et construction | |
| 650 | 7 | |a algèbre Boole |2 inriac | |
| 650 | 7 | |a circuit logique |2 inriac | |
| 650 | 7 | |a circuit séquentiel |2 inriac | |
| 650 | 7 | |a conception circuit logique |2 inriac | |
| 650 | 7 | |a transistor |2 inriac | |
| 650 | 4 | |a Electronic digital computers |x Design and construction | |
| 650 | 4 | |a Logic, Symbolic and mathematical | |
| 650 | 4 | |a Transistor circuits | |
| 650 | 0 | 7 | |a Computer |0 (DE-588)4070083-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Computer |0 (DE-588)4070083-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Earle, John |e Verfasser |4 aut | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-001496580 | ||
Datensatz im Suchindex
| _version_ | 1804116735952945152 |
|---|---|
| any_adam_object | |
| author | Maley, Gerald A. Earle, John |
| author_facet | Maley, Gerald A. Earle, John |
| author_role | aut aut |
| author_sort | Maley, Gerald A. |
| author_variant | g a m ga gam j e je |
| building | Verbundindex |
| bvnumber | BV002277853 |
| callnumber-first | T - Technology |
| callnumber-label | TK7888 |
| callnumber-raw | TK7888.3 |
| callnumber-search | TK7888.3 |
| callnumber-sort | TK 47888.3 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| ctrlnum | (OCoLC)965094 (DE-599)BVBBV002277853 |
| dewey-full | 621.38151 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.38151 |
| dewey-search | 621.38151 |
| dewey-sort | 3621.38151 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01736nam a2200505 c 4500</leader><controlfield tag="001">BV002277853</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20240206 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">890928s1963 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)965094</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002277853</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.3</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.38151</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Maley, Gerald A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The logic design of transistor digital computers</subfield><subfield code="c">Gerald A. Maley ; John Earle</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Englewood Cliffs, N.J.</subfield><subfield code="b">Prentice-Hall</subfield><subfield code="c">1963</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 322 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Prentice-Hall international series in electrical engineering.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Arquitetura De Sistemas De Computacao</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits logiques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits transistorisés</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits transistorisés</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logique symbolique et mathématique</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Ordinateurs - Conception et construction</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Structure logique - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">algèbre Boole</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">circuit logique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">circuit séquentiel</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception circuit logique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">transistor</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic, Symbolic and mathematical</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Transistor circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Earle, John</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001496580</subfield></datafield></record></collection> |
| id | DE-604.BV002277853 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T15:43:14Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001496580 |
| oclc_num | 965094 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-83 DE-92 |
| owner_facet | DE-91 DE-BY-TUM DE-83 DE-92 |
| physical | X, 322 S. |
| publishDate | 1963 |
| publishDateSearch | 1963 |
| publishDateSort | 1963 |
| publisher | Prentice-Hall |
| record_format | marc |
| series2 | Prentice-Hall international series in electrical engineering. |
| spelling | Maley, Gerald A. Verfasser aut The logic design of transistor digital computers Gerald A. Maley ; John Earle Englewood Cliffs, N.J. Prentice-Hall 1963 X, 322 S. txt rdacontent n rdamedia nc rdacarrier Prentice-Hall international series in electrical engineering. Arquitetura De Sistemas De Computacao larpcal Circuits logiques Circuits transistorisés Circuits transistorisés ram Logique symbolique et mathématique ram Ordinateurs - Conception et construction ram Structure logique - Conception et construction algèbre Boole inriac circuit logique inriac circuit séquentiel inriac conception circuit logique inriac transistor inriac Electronic digital computers Design and construction Logic, Symbolic and mathematical Transistor circuits Computer (DE-588)4070083-5 gnd rswk-swf Computer (DE-588)4070083-5 s DE-604 Earle, John Verfasser aut |
| spellingShingle | Maley, Gerald A. Earle, John The logic design of transistor digital computers Arquitetura De Sistemas De Computacao larpcal Circuits logiques Circuits transistorisés Circuits transistorisés ram Logique symbolique et mathématique ram Ordinateurs - Conception et construction ram Structure logique - Conception et construction algèbre Boole inriac circuit logique inriac circuit séquentiel inriac conception circuit logique inriac transistor inriac Electronic digital computers Design and construction Logic, Symbolic and mathematical Transistor circuits Computer (DE-588)4070083-5 gnd |
| subject_GND | (DE-588)4070083-5 |
| title | The logic design of transistor digital computers |
| title_auth | The logic design of transistor digital computers |
| title_exact_search | The logic design of transistor digital computers |
| title_full | The logic design of transistor digital computers Gerald A. Maley ; John Earle |
| title_fullStr | The logic design of transistor digital computers Gerald A. Maley ; John Earle |
| title_full_unstemmed | The logic design of transistor digital computers Gerald A. Maley ; John Earle |
| title_short | The logic design of transistor digital computers |
| title_sort | the logic design of transistor digital computers |
| topic | Arquitetura De Sistemas De Computacao larpcal Circuits logiques Circuits transistorisés Circuits transistorisés ram Logique symbolique et mathématique ram Ordinateurs - Conception et construction ram Structure logique - Conception et construction algèbre Boole inriac circuit logique inriac circuit séquentiel inriac conception circuit logique inriac transistor inriac Electronic digital computers Design and construction Logic, Symbolic and mathematical Transistor circuits Computer (DE-588)4070083-5 gnd |
| topic_facet | Arquitetura De Sistemas De Computacao Circuits logiques Circuits transistorisés Logique symbolique et mathématique Ordinateurs - Conception et construction Structure logique - Conception et construction algèbre Boole circuit logique circuit séquentiel conception circuit logique transistor Electronic digital computers Design and construction Logic, Symbolic and mathematical Transistor circuits Computer |
| work_keys_str_mv | AT maleygeralda thelogicdesignoftransistordigitalcomputers AT earlejohn thelogicdesignoftransistordigitalcomputers |