Integrated Circuit Design: IC Design Flow and Project-Based Learning
This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences.Integrated Circuit Design: IC Design Flow and...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Taylor & Francis
2024
|
| Schlagworte: | |
| Zusammenfassung: | This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences.Integrated Circuit Design: IC Design Flow and Project-Based Learning aims to equip readers for entry-level roles as IC designers in the industry and as hardware design researchers in academia. The book commences with an overview of the industry IC design flow, with a primary focus on register-transfer level (RTL) design, the automation of simulation and verification, and system-on-chip (SoC) integration. To build connections between RTL design and physical hardware, FPGA (field-programmable gate array) synthesis and implementation is utilized to illustrate the hardware description and performance evaluation. The second objective of this book is to provide readers with practical, hands-on experience through tape-out or pseudo tape-out experiments, labs, and projects. These activities are centered on coding format, industry design rules (synthesizable Verilog designs, clock domain crossing, etc.), and commonly-used bus protocols (arbitration, handshaking, etc.), as well as established design methodologies for widely-adopted hardware components, including counters, timers, finite state machines (FSMs), I2C, single/dual-port and ping-pong buffers/register files, FIFOs, floating-point units (FPUs), numerical hardware (Fourier transform, matrix-matrix multiplication, etc.), direct memory access (DMA), image processing designs, neural networks, and more.The textbook caters to a diverse readership, including junior and senior undergraduate students, as well as graduate students pursuing degrees in electrical engineering, computer engineering, computer science, and related fields. The target audience is expected to have a basic understanding of Boolean Algebra and Karnaugh Maps, as well as prior familiarity with digital logic components such as AND/OR gates, latches, and flip-flops. The book will also be useful for entry-level RTL designers and verification engineers who are embarking on their journey in application-specific IC (ASIC) and FPGA design industry |
| Beschreibung: | Chapter 1- Introduction to IC Design; Chapter 2- IC Design Flow; Chapter 3- Introduction to Verilog HDL; Chapter 4- RTL Design with Verilog HDL; Chapter 5- Design Simulation with Verilog HDL; Chapter 6- Synthesis: Matching Verilog HDL with Basic Combinational and Sequential Circuits; Chapter 7- FSM Design; Chapter 8- FSM-Datapath Design and Bus Communication; Chapter 9- Numerical Hardware Design and Integration; Chapter 10- Streaming and Iterative Design on Numerical Hardware; Chapter 11- Timing Constraints and High-Speed RTL Design; Chapter 12- SoC Design and Integration |
| Beschreibung: | 506 Seiten 453 gr |
| ISBN: | 9781032030791 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV050141786 | ||
| 003 | DE-604 | ||
| 007 | t| | ||
| 008 | 250128s2024 xx |||| 00||| eng d | ||
| 020 | |a 9781032030791 |9 978-1-03-203079-1 | ||
| 024 | 3 | |a 9781032030791 | |
| 035 | |a (DE-599)BVBBV050141786 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29T | ||
| 100 | 1 | |a Yang, Xiaokun |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Integrated Circuit Design |b IC Design Flow and Project-Based Learning |
| 264 | 1 | |b Taylor & Francis |c 2024 | |
| 300 | |a 506 Seiten |c 453 gr | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Chapter 1- Introduction to IC Design; Chapter 2- IC Design Flow; Chapter 3- Introduction to Verilog HDL; Chapter 4- RTL Design with Verilog HDL; Chapter 5- Design Simulation with Verilog HDL; Chapter 6- Synthesis: Matching Verilog HDL with Basic Combinational and Sequential Circuits; Chapter 7- FSM Design; Chapter 8- FSM-Datapath Design and Bus Communication; Chapter 9- Numerical Hardware Design and Integration; Chapter 10- Streaming and Iterative Design on Numerical Hardware; Chapter 11- Timing Constraints and High-Speed RTL Design; Chapter 12- SoC Design and Integration | ||
| 520 | |a This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences.Integrated Circuit Design: IC Design Flow and Project-Based Learning aims to equip readers for entry-level roles as IC designers in the industry and as hardware design researchers in academia. The book commences with an overview of the industry IC design flow, with a primary focus on register-transfer level (RTL) design, the automation of simulation and verification, and system-on-chip (SoC) integration. To build connections between RTL design and physical hardware, FPGA (field-programmable gate array) synthesis and implementation is utilized to illustrate the hardware description and performance evaluation. | ||
| 520 | |a The second objective of this book is to provide readers with practical, hands-on experience through tape-out or pseudo tape-out experiments, labs, and projects. These activities are centered on coding format, industry design rules (synthesizable Verilog designs, clock domain crossing, etc.), and commonly-used bus protocols (arbitration, handshaking, etc.), as well as established design methodologies for widely-adopted hardware components, including counters, timers, finite state machines (FSMs), I2C, single/dual-port and ping-pong buffers/register files, FIFOs, floating-point units (FPUs), numerical hardware (Fourier transform, matrix-matrix multiplication, etc.), direct memory access (DMA), image processing designs, neural networks, and more.The textbook caters to a diverse readership, including junior and senior undergraduate students, as well as graduate students pursuing degrees in electrical engineering, computer engineering, computer science, and related fields. | ||
| 520 | |a The target audience is expected to have a basic understanding of Boolean Algebra and Karnaugh Maps, as well as prior familiarity with digital logic components such as AND/OR gates, latches, and flip-flops. The book will also be useful for entry-level RTL designers and verification engineers who are embarking on their journey in application-specific IC (ASIC) and FPGA design industry | ||
| 650 | 4 | |a bicssc / Programming & scripting languages - general | |
| 650 | 4 | |a bicssc / Software Engineering | |
| 650 | 4 | |a bicssc / Computer science | |
| 650 | 4 | |a bicssc / Electrical engineering | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-035478257 | |
Datensatz im Suchindex
| _version_ | 1822535409571201025 |
|---|---|
| adam_text | |
| any_adam_object | |
| author | Yang, Xiaokun |
| author_facet | Yang, Xiaokun |
| author_role | aut |
| author_sort | Yang, Xiaokun |
| author_variant | x y xy |
| building | Verbundindex |
| bvnumber | BV050141786 |
| ctrlnum | (DE-599)BVBBV050141786 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV050141786</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">250128s2024 xx |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781032030791</subfield><subfield code="9">978-1-03-203079-1</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9781032030791</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV050141786</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Yang, Xiaokun</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Integrated Circuit Design</subfield><subfield code="b">IC Design Flow and Project-Based Learning</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="b">Taylor & Francis</subfield><subfield code="c">2024</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">506 Seiten</subfield><subfield code="c">453 gr</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Chapter 1- Introduction to IC Design; Chapter 2- IC Design Flow; Chapter 3- Introduction to Verilog HDL; Chapter 4- RTL Design with Verilog HDL; Chapter 5- Design Simulation with Verilog HDL; Chapter 6- Synthesis: Matching Verilog HDL with Basic Combinational and Sequential Circuits; Chapter 7- FSM Design; Chapter 8- FSM-Datapath Design and Bus Communication; Chapter 9- Numerical Hardware Design and Integration; Chapter 10- Streaming and Iterative Design on Numerical Hardware; Chapter 11- Timing Constraints and High-Speed RTL Design; Chapter 12- SoC Design and Integration</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences.Integrated Circuit Design: IC Design Flow and Project-Based Learning aims to equip readers for entry-level roles as IC designers in the industry and as hardware design researchers in academia. The book commences with an overview of the industry IC design flow, with a primary focus on register-transfer level (RTL) design, the automation of simulation and verification, and system-on-chip (SoC) integration. To build connections between RTL design and physical hardware, FPGA (field-programmable gate array) synthesis and implementation is utilized to illustrate the hardware description and performance evaluation.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a"> The second objective of this book is to provide readers with practical, hands-on experience through tape-out or pseudo tape-out experiments, labs, and projects. These activities are centered on coding format, industry design rules (synthesizable Verilog designs, clock domain crossing, etc.), and commonly-used bus protocols (arbitration, handshaking, etc.), as well as established design methodologies for widely-adopted hardware components, including counters, timers, finite state machines (FSMs), I2C, single/dual-port and ping-pong buffers/register files, FIFOs, floating-point units (FPUs), numerical hardware (Fourier transform, matrix-matrix multiplication, etc.), direct memory access (DMA), image processing designs, neural networks, and more.The textbook caters to a diverse readership, including junior and senior undergraduate students, as well as graduate students pursuing degrees in electrical engineering, computer engineering, computer science, and related fields.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The target audience is expected to have a basic understanding of Boolean Algebra and Karnaugh Maps, as well as prior familiarity with digital logic components such as AND/OR gates, latches, and flip-flops. The book will also be useful for entry-level RTL designers and verification engineers who are embarking on their journey in application-specific IC (ASIC) and FPGA design industry</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">bicssc / Programming & scripting languages - general</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">bicssc / Software Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">bicssc / Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">bicssc / Electrical engineering</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-035478257</subfield></datafield></record></collection> |
| id | DE-604.BV050141786 |
| illustrated | Not Illustrated |
| indexdate | 2025-01-28T23:00:10Z |
| institution | BVB |
| isbn | 9781032030791 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-035478257 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | 506 Seiten 453 gr |
| publishDate | 2024 |
| publishDateSearch | 2024 |
| publishDateSort | 2024 |
| publisher | Taylor & Francis |
| record_format | marc |
| spelling | Yang, Xiaokun Verfasser aut Integrated Circuit Design IC Design Flow and Project-Based Learning Taylor & Francis 2024 506 Seiten 453 gr txt rdacontent n rdamedia nc rdacarrier Chapter 1- Introduction to IC Design; Chapter 2- IC Design Flow; Chapter 3- Introduction to Verilog HDL; Chapter 4- RTL Design with Verilog HDL; Chapter 5- Design Simulation with Verilog HDL; Chapter 6- Synthesis: Matching Verilog HDL with Basic Combinational and Sequential Circuits; Chapter 7- FSM Design; Chapter 8- FSM-Datapath Design and Bus Communication; Chapter 9- Numerical Hardware Design and Integration; Chapter 10- Streaming and Iterative Design on Numerical Hardware; Chapter 11- Timing Constraints and High-Speed RTL Design; Chapter 12- SoC Design and Integration This textbook seeks to foster a deep understanding of the field by introducing the industry integrated circuit (IC) design flow and offering tape-out or pseudo tape-out projects for hands-on practice, facilitating project-based learning (PBL) experiences.Integrated Circuit Design: IC Design Flow and Project-Based Learning aims to equip readers for entry-level roles as IC designers in the industry and as hardware design researchers in academia. The book commences with an overview of the industry IC design flow, with a primary focus on register-transfer level (RTL) design, the automation of simulation and verification, and system-on-chip (SoC) integration. To build connections between RTL design and physical hardware, FPGA (field-programmable gate array) synthesis and implementation is utilized to illustrate the hardware description and performance evaluation. The second objective of this book is to provide readers with practical, hands-on experience through tape-out or pseudo tape-out experiments, labs, and projects. These activities are centered on coding format, industry design rules (synthesizable Verilog designs, clock domain crossing, etc.), and commonly-used bus protocols (arbitration, handshaking, etc.), as well as established design methodologies for widely-adopted hardware components, including counters, timers, finite state machines (FSMs), I2C, single/dual-port and ping-pong buffers/register files, FIFOs, floating-point units (FPUs), numerical hardware (Fourier transform, matrix-matrix multiplication, etc.), direct memory access (DMA), image processing designs, neural networks, and more.The textbook caters to a diverse readership, including junior and senior undergraduate students, as well as graduate students pursuing degrees in electrical engineering, computer engineering, computer science, and related fields. The target audience is expected to have a basic understanding of Boolean Algebra and Karnaugh Maps, as well as prior familiarity with digital logic components such as AND/OR gates, latches, and flip-flops. The book will also be useful for entry-level RTL designers and verification engineers who are embarking on their journey in application-specific IC (ASIC) and FPGA design industry bicssc / Programming & scripting languages - general bicssc / Software Engineering bicssc / Computer science bicssc / Electrical engineering |
| spellingShingle | Yang, Xiaokun Integrated Circuit Design IC Design Flow and Project-Based Learning bicssc / Programming & scripting languages - general bicssc / Software Engineering bicssc / Computer science bicssc / Electrical engineering |
| title | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_auth | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_exact_search | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_full | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_fullStr | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_full_unstemmed | Integrated Circuit Design IC Design Flow and Project-Based Learning |
| title_short | Integrated Circuit Design |
| title_sort | integrated circuit design ic design flow and project based learning |
| title_sub | IC Design Flow and Project-Based Learning |
| topic | bicssc / Programming & scripting languages - general bicssc / Software Engineering bicssc / Computer science bicssc / Electrical engineering |
| topic_facet | bicssc / Programming & scripting languages - general bicssc / Software Engineering bicssc / Computer science bicssc / Electrical engineering |
| work_keys_str_mv | AT yangxiaokun integratedcircuitdesignicdesignflowandprojectbasedlearning |