Efficient hardware acceleration of recurrent neural networks:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Abschlussarbeit Buch |
| Sprache: | English |
| Veröffentlicht: |
Kaiserslautern
Technische Universität Kaiserslautern
[2022]
|
| Ausgabe: | Als Manuskript gedruckt |
| Schriftenreihe: | Forschungsberichte Mikroelektronik
Band 32 |
| Schlagworte: | |
| Beschreibung: | viii, 170 Seiten Illustrationen, Diagramme |
| ISBN: | 9783959741873 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV048687616 | ||
| 003 | DE-604 | ||
| 005 | 20250131 | ||
| 007 | t| | ||
| 008 | 230202s2022 xx a||| m||| 00||| eng d | ||
| 020 | |a 9783959741873 |9 978-3-95974-187-3 | ||
| 035 | |a (OCoLC)1369557490 | ||
| 035 | |a (DE-599)BVBBV048687616 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-634 |a DE-29T |a DE-83 | ||
| 100 | 1 | |a Rybalkin, Vladimir |d 1987- |e Verfasser |0 (DE-588)128096443X |4 aut | |
| 245 | 1 | 0 | |a Efficient hardware acceleration of recurrent neural networks |c Vladimir Rybalkin |
| 246 | 1 | 3 | |a Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze |
| 250 | |a Als Manuskript gedruckt | ||
| 264 | 1 | |a Kaiserslautern |b Technische Universität Kaiserslautern |c [2022] | |
| 300 | |a viii, 170 Seiten |b Illustrationen, Diagramme | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Forschungsberichte Mikroelektronik |v Band 32 | |
| 502 | |b Dissertation |c Technische Universität Kaiserslautern |d 2021 | ||
| 650 | 0 | 7 | |a Echtzeitverarbeitung |0 (DE-588)4151002-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Architektur |g Informatik |0 (DE-588)4139374-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Rekursives neuronales Netz |0 (DE-588)4379549-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Mehrkriterielle Optimierung |0 (DE-588)4610682-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Speicher |g Informatik |0 (DE-588)4077653-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardware |0 (DE-588)4023422-8 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Tiefes neuronales Netz |0 (DE-588)1313248339 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Low-Density-Parity-Check-Code |0 (DE-588)7614708-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwarebeschleunigung |0 (DE-588)1088591744 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Rekursives neuronales Netz |0 (DE-588)4379549-3 |D s |
| 689 | 0 | 1 | |a Hardwarebeschleunigung |0 (DE-588)1088591744 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
| 689 | 1 | 1 | |a Tiefes neuronales Netz |0 (DE-588)1313248339 |D s |
| 689 | 1 | 2 | |a Echtzeitverarbeitung |0 (DE-588)4151002-1 |D s |
| 689 | 1 | 3 | |a Hardwarebeschleunigung |0 (DE-588)1088591744 |D s |
| 689 | 1 | 4 | |a Architektur |g Informatik |0 (DE-588)4139374-0 |D s |
| 689 | 1 | 5 | |a Hardware |0 (DE-588)4023422-8 |D s |
| 689 | 1 | 6 | |a Speicher |g Informatik |0 (DE-588)4077653-0 |D s |
| 689 | 1 | 7 | |a Low-Density-Parity-Check-Code |0 (DE-588)7614708-3 |D s |
| 689 | 1 | 8 | |a Mehrkriterielle Optimierung |0 (DE-588)4610682-0 |D s |
| 689 | 1 | |5 DE-604 | |
| 830 | 0 | |a Forschungsberichte Mikroelektronik |v Band 32 |w (DE-604)BV012925671 |9 32 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-034061867 | |
Datensatz im Suchindex
| _version_ | 1822762104833179648 |
|---|---|
| adam_text | |
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Rybalkin, Vladimir 1987- |
| author_GND | (DE-588)128096443X |
| author_facet | Rybalkin, Vladimir 1987- |
| author_role | aut |
| author_sort | Rybalkin, Vladimir 1987- |
| author_variant | v r vr |
| building | Verbundindex |
| bvnumber | BV048687616 |
| ctrlnum | (OCoLC)1369557490 (DE-599)BVBBV048687616 |
| edition | Als Manuskript gedruckt |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV048687616</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20250131</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">230202s2022 xx a||| m||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783959741873</subfield><subfield code="9">978-3-95974-187-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1369557490</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV048687616</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Rybalkin, Vladimir</subfield><subfield code="d">1987-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)128096443X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Efficient hardware acceleration of recurrent neural networks</subfield><subfield code="c">Vladimir Rybalkin</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Als Manuskript gedruckt</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Kaiserslautern</subfield><subfield code="b">Technische Universität Kaiserslautern</subfield><subfield code="c">[2022]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">viii, 170 Seiten</subfield><subfield code="b">Illustrationen, Diagramme</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Forschungsberichte Mikroelektronik</subfield><subfield code="v">Band 32</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="b">Dissertation</subfield><subfield code="c">Technische Universität Kaiserslautern</subfield><subfield code="d">2021</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Echtzeitverarbeitung</subfield><subfield code="0">(DE-588)4151002-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Rekursives neuronales Netz</subfield><subfield code="0">(DE-588)4379549-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mehrkriterielle Optimierung</subfield><subfield code="0">(DE-588)4610682-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Speicher</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4077653-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Tiefes neuronales Netz</subfield><subfield code="0">(DE-588)1313248339</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Low-Density-Parity-Check-Code</subfield><subfield code="0">(DE-588)7614708-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwarebeschleunigung</subfield><subfield code="0">(DE-588)1088591744</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Rekursives neuronales Netz</subfield><subfield code="0">(DE-588)4379549-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwarebeschleunigung</subfield><subfield code="0">(DE-588)1088591744</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Tiefes neuronales Netz</subfield><subfield code="0">(DE-588)1313248339</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Echtzeitverarbeitung</subfield><subfield code="0">(DE-588)4151002-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="3"><subfield code="a">Hardwarebeschleunigung</subfield><subfield code="0">(DE-588)1088591744</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="4"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="5"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="6"><subfield code="a">Speicher</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4077653-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="7"><subfield code="a">Low-Density-Parity-Check-Code</subfield><subfield code="0">(DE-588)7614708-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="8"><subfield code="a">Mehrkriterielle Optimierung</subfield><subfield code="0">(DE-588)4610682-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Forschungsberichte Mikroelektronik</subfield><subfield code="v">Band 32</subfield><subfield code="w">(DE-604)BV012925671</subfield><subfield code="9">32</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-034061867</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV048687616 |
| illustrated | Illustrated |
| index_date | 2024-07-03T21:26:48Z |
| indexdate | 2025-01-31T11:03:24Z |
| institution | BVB |
| isbn | 9783959741873 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-034061867 |
| oclc_num | 1369557490 |
| open_access_boolean | |
| owner | DE-634 DE-29T DE-83 |
| owner_facet | DE-634 DE-29T DE-83 |
| physical | viii, 170 Seiten Illustrationen, Diagramme |
| publishDate | 2022 |
| publishDateSearch | 2022 |
| publishDateSort | 2022 |
| publisher | Technische Universität Kaiserslautern |
| record_format | marc |
| series | Forschungsberichte Mikroelektronik |
| series2 | Forschungsberichte Mikroelektronik |
| spelling | Rybalkin, Vladimir 1987- Verfasser (DE-588)128096443X aut Efficient hardware acceleration of recurrent neural networks Vladimir Rybalkin Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze Als Manuskript gedruckt Kaiserslautern Technische Universität Kaiserslautern [2022] viii, 170 Seiten Illustrationen, Diagramme txt rdacontent n rdamedia nc rdacarrier Forschungsberichte Mikroelektronik Band 32 Dissertation Technische Universität Kaiserslautern 2021 Echtzeitverarbeitung (DE-588)4151002-1 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Architektur Informatik (DE-588)4139374-0 gnd rswk-swf Rekursives neuronales Netz (DE-588)4379549-3 gnd rswk-swf Mehrkriterielle Optimierung (DE-588)4610682-0 gnd rswk-swf Speicher Informatik (DE-588)4077653-0 gnd rswk-swf Hardware (DE-588)4023422-8 gnd rswk-swf Tiefes neuronales Netz (DE-588)1313248339 gnd rswk-swf Low-Density-Parity-Check-Code (DE-588)7614708-3 gnd rswk-swf Hardwarebeschleunigung (DE-588)1088591744 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Rekursives neuronales Netz (DE-588)4379549-3 s Hardwarebeschleunigung (DE-588)1088591744 s DE-604 Field programmable gate array (DE-588)4347749-5 s Tiefes neuronales Netz (DE-588)1313248339 s Echtzeitverarbeitung (DE-588)4151002-1 s Architektur Informatik (DE-588)4139374-0 s Hardware (DE-588)4023422-8 s Speicher Informatik (DE-588)4077653-0 s Low-Density-Parity-Check-Code (DE-588)7614708-3 s Mehrkriterielle Optimierung (DE-588)4610682-0 s Forschungsberichte Mikroelektronik Band 32 (DE-604)BV012925671 32 |
| spellingShingle | Rybalkin, Vladimir 1987- Efficient hardware acceleration of recurrent neural networks Forschungsberichte Mikroelektronik Echtzeitverarbeitung (DE-588)4151002-1 gnd Field programmable gate array (DE-588)4347749-5 gnd Architektur Informatik (DE-588)4139374-0 gnd Rekursives neuronales Netz (DE-588)4379549-3 gnd Mehrkriterielle Optimierung (DE-588)4610682-0 gnd Speicher Informatik (DE-588)4077653-0 gnd Hardware (DE-588)4023422-8 gnd Tiefes neuronales Netz (DE-588)1313248339 gnd Low-Density-Parity-Check-Code (DE-588)7614708-3 gnd Hardwarebeschleunigung (DE-588)1088591744 gnd |
| subject_GND | (DE-588)4151002-1 (DE-588)4347749-5 (DE-588)4139374-0 (DE-588)4379549-3 (DE-588)4610682-0 (DE-588)4077653-0 (DE-588)4023422-8 (DE-588)1313248339 (DE-588)7614708-3 (DE-588)1088591744 (DE-588)4113937-9 |
| title | Efficient hardware acceleration of recurrent neural networks |
| title_alt | Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze |
| title_auth | Efficient hardware acceleration of recurrent neural networks |
| title_exact_search | Efficient hardware acceleration of recurrent neural networks |
| title_exact_search_txtP | Efficient hardware acceleration of recurrent neural networks |
| title_full | Efficient hardware acceleration of recurrent neural networks Vladimir Rybalkin |
| title_fullStr | Efficient hardware acceleration of recurrent neural networks Vladimir Rybalkin |
| title_full_unstemmed | Efficient hardware acceleration of recurrent neural networks Vladimir Rybalkin |
| title_short | Efficient hardware acceleration of recurrent neural networks |
| title_sort | efficient hardware acceleration of recurrent neural networks |
| topic | Echtzeitverarbeitung (DE-588)4151002-1 gnd Field programmable gate array (DE-588)4347749-5 gnd Architektur Informatik (DE-588)4139374-0 gnd Rekursives neuronales Netz (DE-588)4379549-3 gnd Mehrkriterielle Optimierung (DE-588)4610682-0 gnd Speicher Informatik (DE-588)4077653-0 gnd Hardware (DE-588)4023422-8 gnd Tiefes neuronales Netz (DE-588)1313248339 gnd Low-Density-Parity-Check-Code (DE-588)7614708-3 gnd Hardwarebeschleunigung (DE-588)1088591744 gnd |
| topic_facet | Echtzeitverarbeitung Field programmable gate array Architektur Informatik Rekursives neuronales Netz Mehrkriterielle Optimierung Speicher Informatik Hardware Tiefes neuronales Netz Low-Density-Parity-Check-Code Hardwarebeschleunigung Hochschulschrift |
| volume_link | (DE-604)BV012925671 |
| work_keys_str_mv | AT rybalkinvladimir efficienthardwareaccelerationofrecurrentneuralnetworks AT rybalkinvladimir effizientehardwarebeschleunigungrekurrenterneuronalernetze |