Digital Logic Design Using Verilog Coding and RTL Synthesis - Taraate, Vaibbhav (Springer Singapore, 2022)