SystemVerilog for hardware description RTL Design and verification - Taraate, Vaibbhav (Springer, 2020)