SystemVerilog for Hardware Description RTL Design and Verification - Taraate, Vaibbhav (Springer Singapore, 2020)