Logic Synthesis and SOC Prototyping RTL Design using VHDL - Taraate, Vaibbhav (Springer Singapore, 2020)