On-chip communication architectures: system on chip interconnect
Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-ch...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Amsterdam Boston
Elsevier / Morgan Kaufmann Publishers
© 2008
|
| Schlagworte: | |
| Online-Zugang: | FLA01 Volltext |
| Zusammenfassung: | Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R & D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | 1 online resource (xvii, 522 pages) illustrations |
| ISBN: | 9780123738929 012373892X 9780080558288 0080558283 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046124724 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 190827s2008 |||| o||u| ||||||eng d | ||
| 020 | |a 9780123738929 |9 978-0-12-373892-9 | ||
| 020 | |a 012373892X |9 0-12-373892-X | ||
| 020 | |a 9780080558288 |9 978-0-08-055828-8 | ||
| 020 | |a 0080558283 |9 0-08-055828-3 | ||
| 035 | |a (ZDB-33-ESD)ocn228148474 | ||
| 035 | |a (OCoLC)228148474 | ||
| 035 | |a (DE-599)BVBBV046124724 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.3815 |2 22 | |
| 100 | 1 | |a Pasricha, Sudeep |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a On-chip communication architectures |b system on chip interconnect |c Sudeep Pasricha, Nikil Dutt |
| 264 | 1 | |a Amsterdam |a Boston |b Elsevier / Morgan Kaufmann Publishers |c © 2008 | |
| 300 | |a 1 online resource (xvii, 522 pages) |b illustrations | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 520 | |a Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R & D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years | ||
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING / Electronics / Circuits / General |2 bisacsh | |
| 650 | 7 | |a Systems on a chip |2 blmlsh | |
| 650 | 7 | |a Microcomputers / Buses |2 blmlsh | |
| 650 | 7 | |a Computer architecture |2 blmlsh | |
| 650 | 7 | |a Interconnects (Integrated circuit technology) |2 blmlsh | |
| 650 | 7 | |a Computer architecture |2 fast | |
| 650 | 7 | |a Interconnects (Integrated circuit technology) |2 fast | |
| 650 | 7 | |a Microcomputers / Buses |2 fast | |
| 650 | 7 | |a Systems on a chip |2 fast | |
| 650 | 7 | |a Systèmes sur puce |2 ram | |
| 650 | 7 | |a Circuits intégrés |2 ram | |
| 650 | 7 | |a Architecture des ordinateurs |2 ram | |
| 650 | 4 | |a Systems on a chip | |
| 650 | 4 | |a Microcomputers / Buses | |
| 650 | 4 | |a Computer architecture | |
| 650 | 4 | |a Interconnects (Integrated circuit technology) | |
| 650 | 4 | |a Systems on a chip | |
| 650 | 4 | |a Microcomputers |x Buses | |
| 650 | 4 | |a Computer architecture | |
| 650 | 4 | |a Interconnects (Integrated circuit technology) | |
| 650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Dutt, Nikil |e Sonstige |4 oth | |
| 856 | 4 | 0 | |u http://www.sciencedirect.com/science/book/9780123738929 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-33-ESD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-031505178 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u http://www.sciencedirect.com/science/book/9780123738929 |l FLA01 |p ZDB-33-ESD |q FLA_PDA_ESD |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804180443051851776 |
|---|---|
| any_adam_object | |
| author | Pasricha, Sudeep |
| author_facet | Pasricha, Sudeep |
| author_role | aut |
| author_sort | Pasricha, Sudeep |
| author_variant | s p sp |
| building | Verbundindex |
| bvnumber | BV046124724 |
| collection | ZDB-33-ESD |
| ctrlnum | (ZDB-33-ESD)ocn228148474 (OCoLC)228148474 (DE-599)BVBBV046124724 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04285nmm a2200673zc 4500</leader><controlfield tag="001">BV046124724</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">190827s2008 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123738929</subfield><subfield code="9">978-0-12-373892-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">012373892X</subfield><subfield code="9">0-12-373892-X</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080558288</subfield><subfield code="9">978-0-08-055828-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080558283</subfield><subfield code="9">0-08-055828-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-33-ESD)ocn228148474</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)228148474</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046124724</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Pasricha, Sudeep</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">On-chip communication architectures</subfield><subfield code="b">system on chip interconnect</subfield><subfield code="c">Sudeep Pasricha, Nikil Dutt</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="a">Boston</subfield><subfield code="b">Elsevier / Morgan Kaufmann Publishers</subfield><subfield code="c">© 2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xvii, 522 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R & D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">TECHNOLOGY & ENGINEERING / Electronics / Circuits / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Systems on a chip</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Microcomputers / Buses</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer architecture</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Interconnects (Integrated circuit technology)</subfield><subfield code="2">blmlsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer architecture</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Interconnects (Integrated circuit technology)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Microcomputers / Buses</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Systems on a chip</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Systèmes sur puce</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Architecture des ordinateurs</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microcomputers / Buses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Interconnects (Integrated circuit technology)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microcomputers</subfield><subfield code="x">Buses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Interconnects (Integrated circuit technology)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Dutt, Nikil</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://www.sciencedirect.com/science/book/9780123738929</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-ESD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031505178</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780123738929</subfield><subfield code="l">FLA01</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FLA_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV046124724 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:35:50Z |
| institution | BVB |
| isbn | 9780123738929 012373892X 9780080558288 0080558283 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031505178 |
| oclc_num | 228148474 |
| open_access_boolean | |
| physical | 1 online resource (xvii, 522 pages) illustrations |
| psigel | ZDB-33-ESD ZDB-33-ESD FLA_PDA_ESD |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | Elsevier / Morgan Kaufmann Publishers |
| record_format | marc |
| spelling | Pasricha, Sudeep Verfasser aut On-chip communication architectures system on chip interconnect Sudeep Pasricha, Nikil Dutt Amsterdam Boston Elsevier / Morgan Kaufmann Publishers © 2008 1 online resource (xvii, 522 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references and index Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R & D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Systems on a chip blmlsh Microcomputers / Buses blmlsh Computer architecture blmlsh Interconnects (Integrated circuit technology) blmlsh Computer architecture fast Interconnects (Integrated circuit technology) fast Microcomputers / Buses fast Systems on a chip fast Systèmes sur puce ram Circuits intégrés ram Architecture des ordinateurs ram Systems on a chip Microcomputers / Buses Computer architecture Interconnects (Integrated circuit technology) Microcomputers Buses System-on-Chip (DE-588)4740357-3 gnd rswk-swf System-on-Chip (DE-588)4740357-3 s 1\p DE-604 Dutt, Nikil Sonstige oth http://www.sciencedirect.com/science/book/9780123738929 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Pasricha, Sudeep On-chip communication architectures system on chip interconnect TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Systems on a chip blmlsh Microcomputers / Buses blmlsh Computer architecture blmlsh Interconnects (Integrated circuit technology) blmlsh Computer architecture fast Interconnects (Integrated circuit technology) fast Microcomputers / Buses fast Systems on a chip fast Systèmes sur puce ram Circuits intégrés ram Architecture des ordinateurs ram Systems on a chip Microcomputers / Buses Computer architecture Interconnects (Integrated circuit technology) Microcomputers Buses System-on-Chip (DE-588)4740357-3 gnd |
| subject_GND | (DE-588)4740357-3 |
| title | On-chip communication architectures system on chip interconnect |
| title_auth | On-chip communication architectures system on chip interconnect |
| title_exact_search | On-chip communication architectures system on chip interconnect |
| title_full | On-chip communication architectures system on chip interconnect Sudeep Pasricha, Nikil Dutt |
| title_fullStr | On-chip communication architectures system on chip interconnect Sudeep Pasricha, Nikil Dutt |
| title_full_unstemmed | On-chip communication architectures system on chip interconnect Sudeep Pasricha, Nikil Dutt |
| title_short | On-chip communication architectures |
| title_sort | on chip communication architectures system on chip interconnect |
| title_sub | system on chip interconnect |
| topic | TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated bisacsh TECHNOLOGY & ENGINEERING / Electronics / Circuits / General bisacsh Systems on a chip blmlsh Microcomputers / Buses blmlsh Computer architecture blmlsh Interconnects (Integrated circuit technology) blmlsh Computer architecture fast Interconnects (Integrated circuit technology) fast Microcomputers / Buses fast Systems on a chip fast Systèmes sur puce ram Circuits intégrés ram Architecture des ordinateurs ram Systems on a chip Microcomputers / Buses Computer architecture Interconnects (Integrated circuit technology) Microcomputers Buses System-on-Chip (DE-588)4740357-3 gnd |
| topic_facet | TECHNOLOGY & ENGINEERING / Electronics / Circuits / Integrated TECHNOLOGY & ENGINEERING / Electronics / Circuits / General Systems on a chip Microcomputers / Buses Computer architecture Interconnects (Integrated circuit technology) Systèmes sur puce Circuits intégrés Architecture des ordinateurs Microcomputers Buses System-on-Chip |
| url | http://www.sciencedirect.com/science/book/9780123738929 |
| work_keys_str_mv | AT pasrichasudeep onchipcommunicationarchitecturessystemonchipinterconnect AT duttnikil onchipcommunicationarchitecturessystemonchipinterconnect |