Network processor design, Vol. 3, Issues and practices:
The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processo...
Gespeichert in:
| Format: | Elektronisch E-Book |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
San Francisco, Calif.
Morgan Kaufmann
2005
|
| Schlagworte: | |
| Online-Zugang: | FLA01 URL des Erstveröffentlichers |
| Zusammenfassung: | The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands |
| Beschreibung: | 1 online resource (300 pages) |
| ISBN: | 9780120884766 0120884763 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV046123719 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 190827s2005 |||| o||u| ||||||eng d | ||
| 020 | |a 9780120884766 |9 978-0-12-088476-6 | ||
| 020 | |a 0120884763 |9 0-12-088476-3 | ||
| 035 | |a (ZDB-33-ESD)ocn162135326 | ||
| 035 | |a (OCoLC)162135326 | ||
| 035 | |a (DE-599)BVBBV046123719 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.395 |2 22 | |
| 245 | 1 | 0 | |a Network processor design, Vol. 3, Issues and practices |c edited by Mark A. Franklin [and others] |
| 246 | 1 | 3 | |a Issues and practices |
| 264 | 1 | |a San Francisco, Calif. |b Morgan Kaufmann |c 2005 | |
| 300 | |a 1 online resource (300 pages) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands | ||
| 650 | 7 | |a Application-specific integrated circuits / Design |2 fast | |
| 650 | 4 | |a Network processors |x Design | |
| 650 | 4 | |a Application-specific integrated circuits |x Design | |
| 700 | 1 | |a Franklin, Mark A. |d 1940- |e Sonstige |4 oth | |
| 856 | 4 | 0 | |u http://www.sciencedirect.com/science/book/9780120884766 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-33-ESD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-031504172 | ||
| 966 | e | |u http://www.sciencedirect.com/science/book/9780120884766 |l FLA01 |p ZDB-33-ESD |q FLA_PDA_ESD |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804180440963088384 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV046123719 |
| collection | ZDB-33-ESD |
| ctrlnum | (ZDB-33-ESD)ocn162135326 (OCoLC)162135326 (DE-599)BVBBV046123719 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03179nmm a2200373zc 4500</leader><controlfield tag="001">BV046123719</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">190827s2005 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780120884766</subfield><subfield code="9">978-0-12-088476-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0120884763</subfield><subfield code="9">0-12-088476-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-33-ESD)ocn162135326</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)162135326</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046123719</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Network processor design, Vol. 3, Issues and practices</subfield><subfield code="c">edited by Mark A. Franklin [and others]</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Issues and practices</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">San Francisco, Calif.</subfield><subfield code="b">Morgan Kaufmann</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (300 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Application-specific integrated circuits / Design</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Network processors</subfield><subfield code="x">Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Application-specific integrated circuits</subfield><subfield code="x">Design</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Franklin, Mark A.</subfield><subfield code="d">1940-</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://www.sciencedirect.com/science/book/9780120884766</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-ESD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031504172</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780120884766</subfield><subfield code="l">FLA01</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FLA_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV046123719 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:35:48Z |
| institution | BVB |
| isbn | 9780120884766 0120884763 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031504172 |
| oclc_num | 162135326 |
| open_access_boolean | |
| physical | 1 online resource (300 pages) |
| psigel | ZDB-33-ESD ZDB-33-ESD FLA_PDA_ESD |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Morgan Kaufmann |
| record_format | marc |
| spelling | Network processor design, Vol. 3, Issues and practices edited by Mark A. Franklin [and others] Issues and practices San Francisco, Calif. Morgan Kaufmann 2005 1 online resource (300 pages) txt rdacontent c rdamedia cr rdacarrier The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands Application-specific integrated circuits / Design fast Network processors Design Application-specific integrated circuits Design Franklin, Mark A. 1940- Sonstige oth http://www.sciencedirect.com/science/book/9780120884766 Verlag URL des Erstveröffentlichers Volltext |
| spellingShingle | Network processor design, Vol. 3, Issues and practices Application-specific integrated circuits / Design fast Network processors Design Application-specific integrated circuits Design |
| title | Network processor design, Vol. 3, Issues and practices |
| title_alt | Issues and practices |
| title_auth | Network processor design, Vol. 3, Issues and practices |
| title_exact_search | Network processor design, Vol. 3, Issues and practices |
| title_full | Network processor design, Vol. 3, Issues and practices edited by Mark A. Franklin [and others] |
| title_fullStr | Network processor design, Vol. 3, Issues and practices edited by Mark A. Franklin [and others] |
| title_full_unstemmed | Network processor design, Vol. 3, Issues and practices edited by Mark A. Franklin [and others] |
| title_short | Network processor design, Vol. 3, Issues and practices |
| title_sort | network processor design vol 3 issues and practices |
| topic | Application-specific integrated circuits / Design fast Network processors Design Application-specific integrated circuits Design |
| topic_facet | Application-specific integrated circuits / Design Network processors Design Application-specific integrated circuits Design |
| url | http://www.sciencedirect.com/science/book/9780120884766 |
| work_keys_str_mv | AT franklinmarka networkprocessordesignvol3issuesandpractices AT franklinmarka issuesandpractices |