Hybrid CMOS single-electron-transistor device and circuit design:
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, Mass. ; London
Artech House
2006
|
| Series: | Artech House integrated microsystems series
|
| Subjects: | |
| Item Description: | Print version record. - Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002 |
| Physical Description: | 1 online resource (xvii, 218 pages) illustrations |
| ISBN: | 9781596930704 1596930705 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045342599 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 181206s2006 |||| o||u| ||||||eng d | ||
| 020 | |a 9781596930704 |9 978-1-59693-070-4 | ||
| 020 | |a 1596930705 |9 1-59693-070-5 | ||
| 035 | |a (ZDB-4-ENC)ocn228291428 | ||
| 035 | |a (OCoLC)228291428 | ||
| 035 | |a (DE-599)BVBBV045342599 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.39732 |2 22 | |
| 100 | 1 | |a Mahapatra, Santanu |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Hybrid CMOS single-electron-transistor device and circuit design |c Santanu Mahapatra, Adrian Mihai Ionescu |
| 264 | 1 | |a Boston, Mass. ; London |b Artech House |c 2006 | |
| 300 | |a 1 online resource (xvii, 218 pages) |b illustrations | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Artech House integrated microsystems series | |
| 500 | |a Print version record. - Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002 | ||
| 505 | 8 | |a "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket | |
| 650 | 4 | |a MOS complementaires | |
| 650 | 4 | |a Circuits integres / Conception et construction | |
| 650 | 7 | |a COMPUTERS / Machine Theory |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Computer Engineering |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Hardware / General |2 bisacsh | |
| 650 | 7 | |a Integrated circuits / Design and construction |2 fast | |
| 650 | 7 | |a Metal oxide semiconductors, Complementary |2 fast | |
| 650 | 4 | |a Metal oxide semiconductors, Complementary |a Integrated circuits |x Design and construction | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CMOS |0 (DE-588)4010319-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a CMOS |0 (DE-588)4010319-5 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Ionescu, Adrian M. |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |a Mahapatra, Santanu |t Hybrid CMOS single-electron-transistor device and circuit design |d Boston, Mass. ; London : Artech House, 2006 |z 9781596930704 |z 1596930705 |
| 912 | |a ZDB-4-ENC | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030729302 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804179160519671808 |
|---|---|
| any_adam_object | |
| author | Mahapatra, Santanu |
| author_facet | Mahapatra, Santanu |
| author_role | aut |
| author_sort | Mahapatra, Santanu |
| author_variant | s m sm |
| building | Verbundindex |
| bvnumber | BV045342599 |
| collection | ZDB-4-ENC |
| contents | "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket |
| ctrlnum | (ZDB-4-ENC)ocn228291428 (OCoLC)228291428 (DE-599)BVBBV045342599 |
| dewey-full | 621.39732 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39732 |
| dewey-search | 621.39732 |
| dewey-sort | 3621.39732 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02767nmm a2200517zc 4500</leader><controlfield tag="001">BV045342599</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">181206s2006 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781596930704</subfield><subfield code="9">978-1-59693-070-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1596930705</subfield><subfield code="9">1-59693-070-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-4-ENC)ocn228291428</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)228291428</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045342599</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39732</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Mahapatra, Santanu</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Hybrid CMOS single-electron-transistor device and circuit design</subfield><subfield code="c">Santanu Mahapatra, Adrian Mihai Ionescu</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, Mass. ; London</subfield><subfield code="b">Artech House</subfield><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xvii, 218 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Artech House integrated microsystems series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Print version record. - Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">"This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">MOS complementaires</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits integres / Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Machine Theory</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Computer Engineering</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Hardware / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ionescu, Adrian M.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="a">Mahapatra, Santanu</subfield><subfield code="t">Hybrid CMOS single-electron-transistor device and circuit design</subfield><subfield code="d">Boston, Mass. ; London : Artech House, 2006</subfield><subfield code="z">9781596930704</subfield><subfield code="z">1596930705</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-ENC</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030729302</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV045342599 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T08:15:27Z |
| institution | BVB |
| isbn | 9781596930704 1596930705 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030729302 |
| oclc_num | 228291428 |
| open_access_boolean | |
| physical | 1 online resource (xvii, 218 pages) illustrations |
| psigel | ZDB-4-ENC |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Artech House |
| record_format | marc |
| series2 | Artech House integrated microsystems series |
| spelling | Mahapatra, Santanu Verfasser aut Hybrid CMOS single-electron-transistor device and circuit design Santanu Mahapatra, Adrian Mihai Ionescu Boston, Mass. ; London Artech House 2006 1 online resource (xvii, 218 pages) illustrations txt rdacontent c rdamedia cr rdacarrier Artech House integrated microsystems series Print version record. - Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002 "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket MOS complementaires Circuits integres / Conception et construction COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Integrated circuits / Design and construction fast Metal oxide semiconductors, Complementary fast Metal oxide semiconductors, Complementary Integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf CMOS (DE-588)4010319-5 gnd rswk-swf CMOS (DE-588)4010319-5 s Schaltungsentwurf (DE-588)4179389-4 s 1\p DE-604 Ionescu, Adrian M. Sonstige oth Erscheint auch als Druck-Ausgabe Mahapatra, Santanu Hybrid CMOS single-electron-transistor device and circuit design Boston, Mass. ; London : Artech House, 2006 9781596930704 1596930705 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Mahapatra, Santanu Hybrid CMOS single-electron-transistor device and circuit design "This cutting-edge resource shows engineers how to take advantage of the low-power consumption and enhanced functionality of SETs (single-electron transistors) along with the high-speed driving and voltage gain of CMOS technology. The book provides the conceptual framework for CMOS-SET hybrid circuit design. Supported with over 180 illustrations and packaged with a CD-ROM of practical supplementary material, the book discusses."--Jacket MOS complementaires Circuits integres / Conception et construction COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Integrated circuits / Design and construction fast Metal oxide semiconductors, Complementary fast Metal oxide semiconductors, Complementary Integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd CMOS (DE-588)4010319-5 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4010319-5 |
| title | Hybrid CMOS single-electron-transistor device and circuit design |
| title_auth | Hybrid CMOS single-electron-transistor device and circuit design |
| title_exact_search | Hybrid CMOS single-electron-transistor device and circuit design |
| title_full | Hybrid CMOS single-electron-transistor device and circuit design Santanu Mahapatra, Adrian Mihai Ionescu |
| title_fullStr | Hybrid CMOS single-electron-transistor device and circuit design Santanu Mahapatra, Adrian Mihai Ionescu |
| title_full_unstemmed | Hybrid CMOS single-electron-transistor device and circuit design Santanu Mahapatra, Adrian Mihai Ionescu |
| title_short | Hybrid CMOS single-electron-transistor device and circuit design |
| title_sort | hybrid cmos single electron transistor device and circuit design |
| topic | MOS complementaires Circuits integres / Conception et construction COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh Integrated circuits / Design and construction fast Metal oxide semiconductors, Complementary fast Metal oxide semiconductors, Complementary Integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd CMOS (DE-588)4010319-5 gnd |
| topic_facet | MOS complementaires Circuits integres / Conception et construction COMPUTERS / Machine Theory COMPUTERS / Computer Engineering COMPUTERS / Hardware / General Integrated circuits / Design and construction Metal oxide semiconductors, Complementary Metal oxide semiconductors, Complementary Integrated circuits Design and construction Schaltungsentwurf CMOS |
| work_keys_str_mv | AT mahapatrasantanu hybridcmossingleelectrontransistordeviceandcircuitdesign AT ionescuadrianm hybridcmossingleelectrontransistordeviceandcircuitdesign |