Simulated Annealing for VLSI Design:
This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representat...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Boston, MA
Springer US
1988
|
| Schriftenreihe: | The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing
42 |
| Schlagworte: | |
| Online-Zugang: | BTU01 Volltext Inhaltsverzeichnis |
| Zusammenfassung: | This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other prob lems. Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP- 109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories |
| Beschreibung: | 1 Online-Ressource (XII, 202 p) |
| ISBN: | 9781461316770 |
| DOI: | 10.1007/978-1-4613-1677-0 |
Internformat
MARC
| LEADER | 00000nmm a2200000zcb4500 | ||
|---|---|---|---|
| 001 | BV045187245 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180912s1988 |||| o||u| ||||||eng d | ||
| 020 | |a 9781461316770 |9 978-1-4613-1677-0 | ||
| 024 | 7 | |a 10.1007/978-1-4613-1677-0 |2 doi | |
| 035 | |a (ZDB-2-ENG)978-1-4613-1677-0 | ||
| 035 | |a (OCoLC)1053825935 | ||
| 035 | |a (DE-599)BVBBV045187245 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-634 | ||
| 082 | 0 | |a 515.8 |2 23 | |
| 100 | 1 | |a Wong, D. F. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Simulated Annealing for VLSI Design |c by D. F. Wong, H. W. Leong, C. L. Liu |
| 264 | 1 | |a Boston, MA |b Springer US |c 1988 | |
| 300 | |a 1 Online-Ressource (XII, 202 p) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing |v 42 | |
| 520 | |a This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other prob lems. Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP- 109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories | ||
| 650 | 4 | |a Mathematics | |
| 650 | 4 | |a Real Functions | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Mathematics | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 4 | |a Functions of real variables | |
| 650 | 0 | 7 | |a Wärmebehandlung |0 (DE-588)4064180-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Glühen |0 (DE-588)4125136-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Tempern |0 (DE-588)4184700-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Optimierung |0 (DE-588)4043664-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Tempern |0 (DE-588)4184700-3 |D s |
| 689 | 0 | 2 | |a Simulation |0 (DE-588)4055072-2 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 1 | |8 2\p |5 DE-604 | |
| 689 | 2 | 0 | |a Optimierung |0 (DE-588)4043664-0 |D s |
| 689 | 2 | |8 3\p |5 DE-604 | |
| 689 | 3 | 0 | |a Wärmebehandlung |0 (DE-588)4064180-6 |D s |
| 689 | 3 | |8 4\p |5 DE-604 | |
| 689 | 4 | 0 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 4 | |8 5\p |5 DE-604 | |
| 689 | 5 | 0 | |a Glühen |0 (DE-588)4125136-2 |D s |
| 689 | 5 | |8 6\p |5 DE-604 | |
| 700 | 1 | |a Leong, H. W. |4 aut | |
| 700 | 1 | |a Liu, C. L. |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781461289470 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4613-1677-0 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030576423&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 912 | |a ZDB-2-ENG | ||
| 940 | 1 | |q ZDB-2-ENG_Archiv | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030576423 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 3\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 4\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 5\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 6\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u https://doi.org/10.1007/978-1-4613-1677-0 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804178879179390976 |
|---|---|
| adam_text | INHALTSVERZEICHNIS
ABKUERZUNGSVERZEICHNIS: II
1 EINLEITUNG 1
1.1 KLASSIFIKATIONEN 1
1.2 DER BEGRIFF DER ENDOGENEN PSYCHOSE 3
1.3 DAS KONZEPT DER SCHIZOAFFEKTIVEN STOERUNG 5
1.4 DIAGNOSTIK DER SCHIZOAFFEKTIVEN STOERUNG 7
1.4.1 ICD-10 VS. DSM IV-TR 9
1.4.2 DSM-V VS. ICD-11 10
1.5 EMPIRISCHE DATEN ZUR SCHIZOAFFEKTIVEN STOERUNG 11
1.6 UEBERBLICK UEBER DIE STUDIENLAGE ZUR RELIABILITAET DER SCHIZOAFFEKTIVEN
STOERUNG 12
1.7 UEBERBLICK UEBER DIE STUDIENLAGE ZUR VALIDITAET DER SCHIZOAFFEKTIVEN
STOERUNG 13
1.8 EIN AUSBLICK FUER DIE SCHIZOAFFEKTIVE STOERUNG 15
1.9 FRAGESTELLUNG 17
2 PUBLIKATIONEN 17
2.1 CHARACTERISTICS OF PATIENTS DIAGNOSED WITH SCHIZOAFFECTIVE DISORDER
COMPARED WITH
SCHIZOPHRENIA AND BIPOLAR DISORDER 18
2.2 HETEROGENEITY OF SCHIZOAFFECTIVE DISORDER COMPARED WITH
SCHIZOPHRENIA AND BIPOLAR
DISORDER 29
3 DISKUSSION 42
3.1 METHODISCHE UEBERLEGUNGEN ZU BEIDEN VEROEFFENTLICHUNGEN 42
3.2 SYSTEMATISCHE ANALYSE DER CHARAKTERISTIKA SCHIZOAFFEKTIVER PATIENTEN
44
3.3 DIE HETEROGENITAET DER SCHIZOAFFEKTIVEN STOERUNG 46
4 ZUSAMMENFASSUNG 51
5 LITERATURVERZEICHNIS 52
6 TABELLENVERZEICHNIS 58
7 LEBENSLAUF 59
I
HTTP://D-NB.INFO/1053825935
|
| any_adam_object | 1 |
| author | Wong, D. F. Leong, H. W. Liu, C. L. |
| author_facet | Wong, D. F. Leong, H. W. Liu, C. L. |
| author_role | aut aut aut |
| author_sort | Wong, D. F. |
| author_variant | d f w df dfw h w l hw hwl c l l cl cll |
| building | Verbundindex |
| bvnumber | BV045187245 |
| collection | ZDB-2-ENG |
| ctrlnum | (ZDB-2-ENG)978-1-4613-1677-0 (OCoLC)1053825935 (DE-599)BVBBV045187245 |
| dewey-full | 515.8 |
| dewey-hundreds | 500 - Natural sciences and mathematics |
| dewey-ones | 515 - Analysis |
| dewey-raw | 515.8 |
| dewey-search | 515.8 |
| dewey-sort | 3515.8 |
| dewey-tens | 510 - Mathematics |
| discipline | Mathematik |
| doi_str_mv | 10.1007/978-1-4613-1677-0 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04533nmm a2200829zcb4500</leader><controlfield tag="001">BV045187245</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180912s1988 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461316770</subfield><subfield code="9">978-1-4613-1677-0</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4613-1677-0</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4613-1677-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1053825935</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045187245</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">515.8</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wong, D. F.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Simulated Annealing for VLSI Design</subfield><subfield code="c">by D. F. Wong, H. W. Leong, C. L. Liu</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">1988</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XII, 202 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing</subfield><subfield code="v">42</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other prob lems. Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP- 109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Real Functions</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Functions of real variables</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Wärmebehandlung</subfield><subfield code="0">(DE-588)4064180-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Glühen</subfield><subfield code="0">(DE-588)4125136-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Tempern</subfield><subfield code="0">(DE-588)4184700-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Tempern</subfield><subfield code="0">(DE-588)4184700-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Wärmebehandlung</subfield><subfield code="0">(DE-588)4064180-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">5\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="5" ind2="0"><subfield code="a">Glühen</subfield><subfield code="0">(DE-588)4125136-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="5" ind2=" "><subfield code="8">6\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Leong, H. W.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Liu, C. L.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461289470</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4613-1677-0</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030576423&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_Archiv</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030576423</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">5\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">6\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4613-1677-0</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV045187245 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:10:59Z |
| institution | BVB |
| isbn | 9781461316770 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030576423 |
| oclc_num | 1053825935 |
| open_access_boolean | |
| owner | DE-634 |
| owner_facet | DE-634 |
| physical | 1 Online-Ressource (XII, 202 p) |
| psigel | ZDB-2-ENG ZDB-2-ENG_Archiv ZDB-2-ENG ZDB-2-ENG_Archiv |
| publishDate | 1988 |
| publishDateSearch | 1988 |
| publishDateSort | 1988 |
| publisher | Springer US |
| record_format | marc |
| series2 | The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing |
| spelling | Wong, D. F. Verfasser aut Simulated Annealing for VLSI Design by D. F. Wong, H. W. Leong, C. L. Liu Boston, MA Springer US 1988 1 Online-Ressource (XII, 202 p) txt rdacontent c rdamedia cr rdacarrier The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing 42 This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other prob lems. Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP- 109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories Mathematics Real Functions Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Functions of real variables Wärmebehandlung (DE-588)4064180-6 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Glühen (DE-588)4125136-2 gnd rswk-swf Tempern (DE-588)4184700-3 gnd rswk-swf Optimierung (DE-588)4043664-0 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf VLSI (DE-588)4117388-0 s Tempern (DE-588)4184700-3 s Simulation (DE-588)4055072-2 s 1\p DE-604 Entwurf (DE-588)4121208-3 s 2\p DE-604 Optimierung (DE-588)4043664-0 s 3\p DE-604 Wärmebehandlung (DE-588)4064180-6 s 4\p DE-604 Integrierte Schaltung (DE-588)4027242-4 s 5\p DE-604 Glühen (DE-588)4125136-2 s 6\p DE-604 Leong, H. W. aut Liu, C. L. aut Erscheint auch als Druck-Ausgabe 9781461289470 https://doi.org/10.1007/978-1-4613-1677-0 Verlag URL des Erstveröffentlichers Volltext DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030576423&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 5\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 6\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Wong, D. F. Leong, H. W. Liu, C. L. Simulated Annealing for VLSI Design Mathematics Real Functions Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Functions of real variables Wärmebehandlung (DE-588)4064180-6 gnd VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd Glühen (DE-588)4125136-2 gnd Tempern (DE-588)4184700-3 gnd Optimierung (DE-588)4043664-0 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Simulation (DE-588)4055072-2 gnd |
| subject_GND | (DE-588)4064180-6 (DE-588)4117388-0 (DE-588)4121208-3 (DE-588)4125136-2 (DE-588)4184700-3 (DE-588)4043664-0 (DE-588)4027242-4 (DE-588)4055072-2 |
| title | Simulated Annealing for VLSI Design |
| title_auth | Simulated Annealing for VLSI Design |
| title_exact_search | Simulated Annealing for VLSI Design |
| title_full | Simulated Annealing for VLSI Design by D. F. Wong, H. W. Leong, C. L. Liu |
| title_fullStr | Simulated Annealing for VLSI Design by D. F. Wong, H. W. Leong, C. L. Liu |
| title_full_unstemmed | Simulated Annealing for VLSI Design by D. F. Wong, H. W. Leong, C. L. Liu |
| title_short | Simulated Annealing for VLSI Design |
| title_sort | simulated annealing for vlsi design |
| topic | Mathematics Real Functions Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Functions of real variables Wärmebehandlung (DE-588)4064180-6 gnd VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd Glühen (DE-588)4125136-2 gnd Tempern (DE-588)4184700-3 gnd Optimierung (DE-588)4043664-0 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Simulation (DE-588)4055072-2 gnd |
| topic_facet | Mathematics Real Functions Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Functions of real variables Wärmebehandlung VLSI Entwurf Glühen Tempern Optimierung Integrierte Schaltung Simulation |
| url | https://doi.org/10.1007/978-1-4613-1677-0 http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030576423&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT wongdf simulatedannealingforvlsidesign AT leonghw simulatedannealingforvlsidesign AT liucl simulatedannealingforvlsidesign |