Integrating Functional and Temporal Domains in Logic Design The False Path Problem and Its Implications
Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications

This book is an extension of one author's doctoral thesis on the false path problem. The work was begun with the idea of systematizing the various solutions to the false path problem that had been proposed in the literature, with a view to determining the computational expense of each versus th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: McGeer, Patrick C. (VerfasserIn), Brayton, Robert K. (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Boston, MA Springer US 1991
Schriftenreihe:The Springer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing 139
Schlagworte:
Computer Science
Computer-Aided Engineering (CAD, CAE) and Design
Electrical Engineering
Computer science
Computer-aided engineering
Electrical engineering
VLSI
Logischer Entwurf
Online-Zugang:BTU01
Volltext
Zusammenfassung:This book is an extension of one author's doctoral thesis on the false path problem. The work was begun with the idea of systematizing the various solutions to the false path problem that had been proposed in the literature, with a view to determining the computational expense of each versus the gain in accuracy. However, it became clear that some of the proposed approaches in the literature were wrong in that they under­ estimated the critical delay of some circuits under reasonable conditions. Further, some other approaches were vague and so of questionable accu­ racy. The focus of the research therefore shifted to establishing a theory (the viability theory) and algorithms which could be guaranteed correct, and then using this theory to justify (or not) existing approaches. Our quest was successful enough to justify presenting the full details in a book. After it was discovered that some existing approaches were wrong, it became apparent that the root of the difficulties lay in the attempts to balance computational efficiency and accuracy by separating the tempo­ ral and logical (or functional) behaviour of combinational circuits. This separation is the fruit of several unstated assumptions; first, that one can ignore the logical relationships of wires in a network when considering timing behaviour, and, second, that one can ignore timing considerations when attempting to discover the values of wires in a circuit
Beschreibung:1 Online-Ressource (XXIII, 212 p)
ISBN:9781461539605
DOI:10.1007/978-1-4615-3960-5

Ähnliche Einträge