Logic Synthesis for Asynchronous Controllers and Interfaces:
This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, an...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Berlin, Heidelberg
Springer Berlin Heidelberg
2002
|
| Schriftenreihe: | Springer Series in Advanced Microelectronics
8 |
| Schlagworte: | |
| Online-Zugang: | FHI01 BTU01 Volltext |
| Zusammenfassung: | This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, and are thus much less common than their synchronous counterparts, which have enjoyed a high level of design automation since the mid-1970s. Asynchronous circuits, on the other hand, can be very useful to tackle clock distribution, modularity, power dissipation and electro-magnetic interference in digital integrated circuits. This book provides the foundation needed for CAD-assisted design of such circuits, and can also be used as the basis for a graduate course on logic design |
| Beschreibung: | 1 Online-Ressource (XIII, 273 p) |
| ISBN: | 9783642559891 |
| DOI: | 10.1007/978-3-642-55989-1 |
Internformat
MARC
| LEADER | 00000nmm a2200000zcb4500 | ||
|---|---|---|---|
| 001 | BV045149308 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180827s2002 |||| o||u| ||||||eng d | ||
| 020 | |a 9783642559891 |9 978-3-642-55989-1 | ||
| 024 | 7 | |a 10.1007/978-3-642-55989-1 |2 doi | |
| 035 | |a (ZDB-2-ENG)978-3-642-55989-1 | ||
| 035 | |a (OCoLC)1050952515 | ||
| 035 | |a (DE-599)BVBBV045149308 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-634 | ||
| 082 | 0 | |a 621.381 |2 23 | |
| 100 | 1 | |a Cortadella, J. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Logic Synthesis for Asynchronous Controllers and Interfaces |c by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev |
| 264 | 1 | |a Berlin, Heidelberg |b Springer Berlin Heidelberg |c 2002 | |
| 300 | |a 1 Online-Ressource (XIII, 273 p) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Springer Series in Advanced Microelectronics |v 8 | |
| 520 | |a This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, and are thus much less common than their synchronous counterparts, which have enjoyed a high level of design automation since the mid-1970s. Asynchronous circuits, on the other hand, can be very useful to tackle clock distribution, modularity, power dissipation and electro-magnetic interference in digital integrated circuits. This book provides the foundation needed for CAD-assisted design of such circuits, and can also be used as the basis for a graduate course on logic design | ||
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
| 650 | 4 | |a Logic Design | |
| 650 | 4 | |a Computer Communication Networks | |
| 650 | 4 | |a Optical and Electronic Materials | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Logic design | |
| 650 | 4 | |a Computer communication systems | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Microelectronics | |
| 650 | 4 | |a Optical materials | |
| 650 | 4 | |a Electronic materials | |
| 650 | 0 | 7 | |a Timingsimulation |0 (DE-588)4388820-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logiksynthese |0 (DE-588)4348178-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Petri-Netz |0 (DE-588)4045388-1 |2 gnd |9 rswk-swf |
| 655 | 7 | |8 1\p |0 (DE-588)4143413-4 |a Aufsatzsammlung |2 gnd-content | |
| 689 | 0 | 0 | |a Asynchrones Schaltwerk |0 (DE-588)4271581-7 |D s |
| 689 | 0 | 1 | |a Logiksynthese |0 (DE-588)4348178-4 |D s |
| 689 | 0 | 2 | |a Timingsimulation |0 (DE-588)4388820-3 |D s |
| 689 | 0 | 3 | |a Petri-Netz |0 (DE-588)4045388-1 |D s |
| 689 | 0 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Kishinevsky, M. |4 aut | |
| 700 | 1 | |a Kondratyev, A. |4 aut | |
| 700 | 1 | |a Lavagno, L. |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9783642627767 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/978-3-642-55989-1 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-2-ENG | ||
| 940 | 1 | |q ZDB-2-ENG_2000/2004 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030539007 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u https://doi.org/10.1007/978-3-642-55989-1 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-3-642-55989-1 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804178820861788160 |
|---|---|
| any_adam_object | |
| author | Cortadella, J. Kishinevsky, M. Kondratyev, A. Lavagno, L. |
| author_facet | Cortadella, J. Kishinevsky, M. Kondratyev, A. Lavagno, L. |
| author_role | aut aut aut aut |
| author_sort | Cortadella, J. |
| author_variant | j c jc m k mk a k ak l l ll |
| building | Verbundindex |
| bvnumber | BV045149308 |
| collection | ZDB-2-ENG |
| ctrlnum | (ZDB-2-ENG)978-3-642-55989-1 (OCoLC)1050952515 (DE-599)BVBBV045149308 |
| dewey-full | 621.381 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381 |
| dewey-search | 621.381 |
| dewey-sort | 3621.381 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1007/978-3-642-55989-1 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03599nmm a2200709zcb4500</leader><controlfield tag="001">BV045149308</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783642559891</subfield><subfield code="9">978-3-642-55989-1</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-3-642-55989-1</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-3-642-55989-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050952515</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045149308</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Cortadella, J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic Synthesis for Asynchronous Controllers and Interfaces</subfield><subfield code="c">by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin, Heidelberg</subfield><subfield code="b">Springer Berlin Heidelberg</subfield><subfield code="c">2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XIII, 273 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Springer Series in Advanced Microelectronics</subfield><subfield code="v">8</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, and are thus much less common than their synchronous counterparts, which have enjoyed a high level of design automation since the mid-1970s. Asynchronous circuits, on the other hand, can be very useful to tackle clock distribution, modularity, power dissipation and electro-magnetic interference in digital integrated circuits. This book provides the foundation needed for CAD-assisted design of such circuits, and can also be used as the basis for a graduate course on logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Communication Networks</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Optical and Electronic Materials</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer communication systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Optical materials</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic materials</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Timingsimulation</subfield><subfield code="0">(DE-588)4388820-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logiksynthese</subfield><subfield code="0">(DE-588)4348178-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Petri-Netz</subfield><subfield code="0">(DE-588)4045388-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="8">1\p</subfield><subfield code="0">(DE-588)4143413-4</subfield><subfield code="a">Aufsatzsammlung</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Asynchrones Schaltwerk</subfield><subfield code="0">(DE-588)4271581-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Logiksynthese</subfield><subfield code="0">(DE-588)4348178-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Timingsimulation</subfield><subfield code="0">(DE-588)4388820-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Petri-Netz</subfield><subfield code="0">(DE-588)4045388-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kishinevsky, M.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kondratyev, A.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lavagno, L.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9783642627767</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-3-642-55989-1</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030539007</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-642-55989-1</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-642-55989-1</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| genre | 1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content |
| genre_facet | Aufsatzsammlung |
| id | DE-604.BV045149308 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:10:03Z |
| institution | BVB |
| isbn | 9783642559891 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030539007 |
| oclc_num | 1050952515 |
| open_access_boolean | |
| owner | DE-573 DE-634 |
| owner_facet | DE-573 DE-634 |
| physical | 1 Online-Ressource (XIII, 273 p) |
| psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
| publishDate | 2002 |
| publishDateSearch | 2002 |
| publishDateSort | 2002 |
| publisher | Springer Berlin Heidelberg |
| record_format | marc |
| series2 | Springer Series in Advanced Microelectronics |
| spelling | Cortadella, J. Verfasser aut Logic Synthesis for Asynchronous Controllers and Interfaces by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev Berlin, Heidelberg Springer Berlin Heidelberg 2002 1 Online-Ressource (XIII, 273 p) txt rdacontent c rdamedia cr rdacarrier Springer Series in Advanced Microelectronics 8 This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, and are thus much less common than their synchronous counterparts, which have enjoyed a high level of design automation since the mid-1970s. Asynchronous circuits, on the other hand, can be very useful to tackle clock distribution, modularity, power dissipation and electro-magnetic interference in digital integrated circuits. This book provides the foundation needed for CAD-assisted design of such circuits, and can also be used as the basis for a graduate course on logic design Engineering Electronics and Microelectronics, Instrumentation Logic Design Computer Communication Networks Optical and Electronic Materials Logic design Computer communication systems Electronics Microelectronics Optical materials Electronic materials Timingsimulation (DE-588)4388820-3 gnd rswk-swf Logiksynthese (DE-588)4348178-4 gnd rswk-swf Asynchrones Schaltwerk (DE-588)4271581-7 gnd rswk-swf Petri-Netz (DE-588)4045388-1 gnd rswk-swf 1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content Asynchrones Schaltwerk (DE-588)4271581-7 s Logiksynthese (DE-588)4348178-4 s Timingsimulation (DE-588)4388820-3 s Petri-Netz (DE-588)4045388-1 s 2\p DE-604 Kishinevsky, M. aut Kondratyev, A. aut Lavagno, L. aut Erscheint auch als Druck-Ausgabe 9783642627767 https://doi.org/10.1007/978-3-642-55989-1 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Cortadella, J. Kishinevsky, M. Kondratyev, A. Lavagno, L. Logic Synthesis for Asynchronous Controllers and Interfaces Engineering Electronics and Microelectronics, Instrumentation Logic Design Computer Communication Networks Optical and Electronic Materials Logic design Computer communication systems Electronics Microelectronics Optical materials Electronic materials Timingsimulation (DE-588)4388820-3 gnd Logiksynthese (DE-588)4348178-4 gnd Asynchrones Schaltwerk (DE-588)4271581-7 gnd Petri-Netz (DE-588)4045388-1 gnd |
| subject_GND | (DE-588)4388820-3 (DE-588)4348178-4 (DE-588)4271581-7 (DE-588)4045388-1 (DE-588)4143413-4 |
| title | Logic Synthesis for Asynchronous Controllers and Interfaces |
| title_auth | Logic Synthesis for Asynchronous Controllers and Interfaces |
| title_exact_search | Logic Synthesis for Asynchronous Controllers and Interfaces |
| title_full | Logic Synthesis for Asynchronous Controllers and Interfaces by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev |
| title_fullStr | Logic Synthesis for Asynchronous Controllers and Interfaces by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev |
| title_full_unstemmed | Logic Synthesis for Asynchronous Controllers and Interfaces by J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev |
| title_short | Logic Synthesis for Asynchronous Controllers and Interfaces |
| title_sort | logic synthesis for asynchronous controllers and interfaces |
| topic | Engineering Electronics and Microelectronics, Instrumentation Logic Design Computer Communication Networks Optical and Electronic Materials Logic design Computer communication systems Electronics Microelectronics Optical materials Electronic materials Timingsimulation (DE-588)4388820-3 gnd Logiksynthese (DE-588)4348178-4 gnd Asynchrones Schaltwerk (DE-588)4271581-7 gnd Petri-Netz (DE-588)4045388-1 gnd |
| topic_facet | Engineering Electronics and Microelectronics, Instrumentation Logic Design Computer Communication Networks Optical and Electronic Materials Logic design Computer communication systems Electronics Microelectronics Optical materials Electronic materials Timingsimulation Logiksynthese Asynchrones Schaltwerk Petri-Netz Aufsatzsammlung |
| url | https://doi.org/10.1007/978-3-642-55989-1 |
| work_keys_str_mv | AT cortadellaj logicsynthesisforasynchronouscontrollersandinterfaces AT kishinevskym logicsynthesisforasynchronouscontrollersandinterfaces AT kondratyeva logicsynthesisforasynchronouscontrollersandinterfaces AT lavagnol logicsynthesisforasynchronouscontrollersandinterfaces |