Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics:
This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since i...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA
Springer US
2001
|
| Subjects: | |
| Online Access: | FHI01 BTU01 Volltext Inhaltsverzeichnis |
| Summary: | This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since it results in unpredictable design behavior. In particular, it can result in significant delay variation or signal integrity problems in a wire, depending on the state of its neighboring wires. Typical approaches to tackle the cross-talk problem attempt to fix the problem once it is created. In our approach, we ensure that cross-talk is eliminated by design. The work described in this book attempts to take an "outside-the-box" view and propose a radically different design style. This design style first imposes a fixed layout pattern (or fabric) on the integrated circuit, and then embeds the circuit being implemented into this fabric. The fabric is chosen carefully in order to eliminate the cross-talk problem being faced in modem IC processes. With our choice of fabric, cross-talk between adjacent wires on an IC is reduced by between one and two orders of magnitude. In this way, the fabric concept eliminates cross-talk up-front, and by design. We propose two separate design flows, each of which uses the fabric concept to implement logic. The first flow uses fabric-compliant standard cells as an im plementation vehicle. We call these cells fabric cells, and they have the same logic functionality as existing standard cells with which they are compared |
| Physical Description: | 1 Online-Ressource (XIX, 112 p) |
| ISBN: | 9781461514770 |
| DOI: | 10.1007/978-1-4615-1477-0 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045148917 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180827s2001 |||| o||u| ||||||eng d | ||
| 020 | |a 9781461514770 |9 978-1-4615-1477-0 | ||
| 024 | 7 | |a 10.1007/978-1-4615-1477-0 |2 doi | |
| 035 | |a (ZDB-2-ENG)978-1-4615-1477-0 | ||
| 035 | |a (OCoLC)1050948017 | ||
| 035 | |a (DE-599)BVBBV045148917 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-634 | ||
| 082 | 0 | |a 621.3815 |2 23 | |
| 100 | 1 | |a Khatri, Sunil P. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |c by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
| 264 | 1 | |a Boston, MA |b Springer US |c 2001 | |
| 300 | |a 1 Online-Ressource (XIX, 112 p) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since it results in unpredictable design behavior. In particular, it can result in significant delay variation or signal integrity problems in a wire, depending on the state of its neighboring wires. Typical approaches to tackle the cross-talk problem attempt to fix the problem once it is created. In our approach, we ensure that cross-talk is eliminated by design. The work described in this book attempts to take an "outside-the-box" view and propose a radically different design style. This design style first imposes a fixed layout pattern (or fabric) on the integrated circuit, and then embeds the circuit being implemented into this fabric. The fabric is chosen carefully in order to eliminate the cross-talk problem being faced in modem IC processes. With our choice of fabric, cross-talk between adjacent wires on an IC is reduced by between one and two orders of magnitude. In this way, the fabric concept eliminates cross-talk up-front, and by design. We propose two separate design flows, each of which uses the fabric concept to implement logic. The first flow uses fabric-compliant standard cells as an im plementation vehicle. We call these cells fabric cells, and they have the same logic functionality as existing standard cells with which they are compared | ||
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Electrical Engineering | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 4 | |a Electrical engineering | |
| 650 | 4 | |a Electronic circuits | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Brayton, Robert K. |4 aut | |
| 700 | 1 | |a Sangiovanni-Vincentelli, Alberto L. |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781461355731 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4615-1477-0 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030538616&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 912 | |a ZDB-2-ENG | ||
| 940 | 1 | |q ZDB-2-ENG_2000/2004 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030538616 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 966 | e | |u https://doi.org/10.1007/978-1-4615-1477-0 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4615-1477-0 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext | |
Record in the Search Index
| _version_ | 1804178819713597440 |
|---|---|
| adam_text | CONTENTS
FIGURES AND TABLES 9
1. INTRODUCTION 13
1.1. THE RESEARCH QUESTION AND ITS RELEVANCE 13
1.2. AIM OF THE STUDY, CASE SELECTION, DATA AND METHOD 15
1.3. SHORT OUTLOOK: RESEARCH CONTRIBUTION AND RESULTS 16
1.4. STRUCTURE OF THE STUDY 17
2. CURRENT STATE OF RESEARCH AND RESEARCH CONTEXT... 19
2.1. THEORETICAL APPROACHES AND EMPIRICAL BACKGROUND 19
2.1.1. GOVERNMENT FORMATION AS A SUBJECT OF COALITION RESEARCH 19
2.1.1.1. ESTABLISHED DEMOCRACIES 19
2.1.1.2. CENTRAL AND EASTERN EUROPE 23
2.1.2. THE FORMATION OF MINORITY GOVERNMENTS 29
2.1.2.1. ESTABLISHED DEMOCRACIES 29
2.1.2.2. CENTRAL AND EASTERN EUROPE 32
2.2. METHODOLOGICAL APPROACHES 34
2.2.1. APPROACHES IN COALITION RESEARCH: AN OVERVIEW 34
2.2.2. A QUALITATIVE COMPARATIVE ANALYSIS:
PLACEMENT OF THE STUDY AT HAND 36
2.2.2.1. THREE STEPS OF A QCA 36
2.2.2.2. PURPOSES OF A QCA 37
2.3. SUMMARY: IDENTIFICATION OF THE RESEARCH GAP 38
3. CASES AND DATA 39
3.1. DEFINITIONS 39
3.2. CASE SELECTION 40
3.3. DATA BASE 43
3.3.1. ELECTION DATA 43
3.3.2. INFORMATION ON GOVERNMENT FORMATION PROCESSES 43
3.3.3. MEASURING POLICY PREFERENCES 44
3.3.3.1. TWO MAIN APPROACHES: MANIFESTO ANALYSES AND
EXPERT SURVEYS 44
3.3.3.2. AUTHOR S APPROACH 49
HTTP://D-NB.INFO/1050948017
4. FACTORS INFLUENCING THE FORMATION OF MINORITY GOVERNMENTS:
DISCUSSION OF THEIR TRANSFERABILITY TO CENTRAL AND EASTERN EUROPE 51
4.1. INSTITUTIONAL CONTEXT 51
4.1.1. GOVERNMENT FORMATION RULES 51
4.1.2. GOVERNMENT TERMINATION RULES 53
4.1.3. FUNCTIONING OF THE PARLIAMENT 54
4.2. ELECTORAL DECISIVENESS 57
4.3. CONSENSUAL DEMOCRACY 58
4.4. PARTY SYSTEM FACTORS 59
4.4.1. NUMERICAL DIMENSION 60
4.4.2. IDEOLOGICAL DIMENSION 62
4.5. RESULT: FOCUS ON FIVE PARTY SYSTEM FACTORS 69
4.5.1. STRONG DIVIDE 70
4.5.2. TWO-PARTY DOMINANCE 71
4.5.3. LACK OF POLICY CLOSENESS 71
4.5.4. HIGH PERCENTAGE OF NON-COALITIONABLE PARTIES 72
4.5.5. PARTY NEAR TO MAJORITY 73
5. CASE DESCRIPTIONS 75
5.1. BULGARIA 76
5.1.1. BULGARIAN ELECTION 1991 76
5.1.2. BULGARIAN ELECTION 2001 79
5.1.3. BULGARIAN ELECTION 2005 83
5.1.4. BULGARIAN ELECTION 2009 88
5.2. CZECH REPUBLIC 92
5.2.1. CZECH ELECTION 1996 92
5.2.2. CZECH ELECTION 1998 96
5.2.3. CZECH ELECTION 2002 101
5.2.4. CZECH ELECTION 2006 105
5.2.5. CZECH ELECTION 2010 109
5.3. ESTONIA 112
5.3.1. ESTONIAN ELECTION 1992 112
5.3.2. ESTONIAN ELECTION 1995 115
5.3.3. ESTONIAN ELECTION 1999 118
5.3.4. ESTONIAN ELECTION 2003 121
5.3.5. ESTONIAN ELECTION 2007 126
5.4. LATVIA 131
5.4.1. LATVIAN ELECTION 1993 131
5.4.2. LATVIAN ELECTION 1995 135
5.4.3. LATVIAN ELECTION 1998 139
6
5.4.4. LATVIAN ELECTION 2002 142
5.4.5. LATVIAN ELECTION 2006 147
5.4.6. LATVIAN ELECTION 2010 150
5.5. LITHUANIA 154
5.5.1. LITHUANIAN ELECTION 2000 154
5.5.2. LITHUANIAN ELECTION 2004 159
5.5.3. LITHUANIAN ELECTION 2008 162
5.6. POLAND 166
5.6.1. POLISH ELECTION 1991 166
5.6.2. POLISH ELECTION 1993 170
5.6.3. POLISH ELECTION 1997 174
5.6.4. POLISH ELECTION 2001 177
5.6.5. POLISH ELECTION 2005 183
5.6.6. POLISH ELECTION 2007 189
5.7. ROMANIA 193
5.7.1. ROMANIAN ELECTION 1992 193
5.7.2. ROMANIAN ELECTION 1996 196
5.7.3. ROMANIAN ELECTION 2000 200
5.7.4. ROMANIAN ELECTION 2004 205
5.7.5. ROMANIAN ELECTION 2008 210
5.8. SLOVAKIA 214
5.8.1. SLOVAK ELECTION 1994 214
5.8.2. SLOVAK ELECTION 1998 217
5.8.3. SLOVAK ELECTION 2002 220
5.8.4. SLOVAK ELECTION 2006 226
5.8.5. SLOVAK ELECTION 2010 230
6. THE FORMATION OF MINORITY GOVERNMENTS IN CENTRAL AND EASTERN
EUROPE: A QUALITATIVE COMPARATIVE ANALYSIS (QCA) 235
6.1. THE ANALYTIC MOMENT 235
6.1.1. THRESHOLD SETTING: PRESENCE AND ABSENCE OF CONDITIONS 235
6.1.2. SUMMARY OF THE DATA: TRUTH TABLE 236
6.1.2.1. ERRORS: CONTRADICTORY CONFIGURATIONS 238
6.1.2.2. MISSING EMPIRICAL EQUIVALENCE: LOGICAL REMAINDERS 240
6.1.3. MINIMISATION OF THE DATA: SOLUTION TERM 240
6.1.3.1. THREE EQUIFINAL PATHS 242
6.1.3.2. EXPLANATORY POWER OF THE SOLUTION TERM:
CONSISTENCY AND COVERAGE 243
6.1.3.3. BIFURCATION OF THE PARTY SYSTEM AS A
NECESSARY CONDITION 245
7
6.1.3.4. COUNTRY- OR TIME-SPECIFIC ASPECTS 246
6.1.3.5. DIFFERENT PATHS TO FORMATION, DIFFERENT DEGREES OF
STABILITY? 247
6.2. DOWNSTREAM: INTERPRETATION 247
6.2.1. A CLOSER LOOK AT SINGLE CONDITIONS 248
6.2.1.1. STRONG DIVIDE 248
6.2.1.2. LACKING POLICY CLOSENESS 249
6.2.2. A CLOSER LOOK AT SINGLE CASES 251
6.2.2.1. CZECH REPUBLIC 1998: THE PRIME EXAMPLE !? 251
6.2.2.2. CZECH REPUBLIC 2002:
CONTRADICTORY CONFIGURATION PART 1 253
6.2.2.3. ROMANIA 2000:
CONTRADICTORY CONFIGURATION PART 2 254
6.2.2.4. LATVIA 1998: A MINORITY GOVERNMENT BEHAVING LIKE A
MAJORITY GOVERNMENT 255
6.2.2.5. LATVIA 1993: A CASE FALLING BETWEEN TWO STOOLS 255
6.2.2.6. A COMMON DENOMINATOR: THE INFLUENCE OF PERSONAL
RELATIONSHIPS 256
6.3. SUMMARY 257
7. CONCLUSION AND OUTLOOK 259
7.1. CONCLUSION: THE FORMATION OF MINORITY GOVERNMENTS IN CENTRAL AND
EASTERN EUROPE 259
7.1.1. PARTY SYSTEM FEATURES AS EXPLANATORY FACTORS 259
7.1.2. QCA AS A COMPELLING APPROACH FOR THE STUDY OF GOVERNMENT
FORMATION 262
7.2. OUTLOOK 264
APPENDICES 267
REFERENCES 271
8
|
| any_adam_object | 1 |
| author | Khatri, Sunil P. Brayton, Robert K. Sangiovanni-Vincentelli, Alberto L. |
| author_facet | Khatri, Sunil P. Brayton, Robert K. Sangiovanni-Vincentelli, Alberto L. |
| author_role | aut aut aut |
| author_sort | Khatri, Sunil P. |
| author_variant | s p k sp spk r k b rk rkb a l s v als alsv |
| building | Verbundindex |
| bvnumber | BV045148917 |
| collection | ZDB-2-ENG |
| ctrlnum | (ZDB-2-ENG)978-1-4615-1477-0 (OCoLC)1050948017 (DE-599)BVBBV045148917 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1007/978-1-4615-1477-0 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03865nmm a2200553zc 4500</leader><controlfield tag="001">BV045148917</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2001 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461514770</subfield><subfield code="9">978-1-4615-1477-0</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4615-1477-0</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4615-1477-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050948017</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148917</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Khatri, Sunil P.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics</subfield><subfield code="c">by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XIX, 112 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since it results in unpredictable design behavior. In particular, it can result in significant delay variation or signal integrity problems in a wire, depending on the state of its neighboring wires. Typical approaches to tackle the cross-talk problem attempt to fix the problem once it is created. In our approach, we ensure that cross-talk is eliminated by design. The work described in this book attempts to take an "outside-the-box" view and propose a radically different design style. This design style first imposes a fixed layout pattern (or fabric) on the integrated circuit, and then embeds the circuit being implemented into this fabric. The fabric is chosen carefully in order to eliminate the cross-talk problem being faced in modem IC processes. With our choice of fabric, cross-talk between adjacent wires on an IC is reduced by between one and two orders of magnitude. In this way, the fabric concept eliminates cross-talk up-front, and by design. We propose two separate design flows, each of which uses the fabric concept to implement logic. The first flow uses fabric-compliant standard cells as an im plementation vehicle. We call these cells fabric cells, and they have the same logic functionality as existing standard cells with which they are compared</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Brayton, Robert K.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sangiovanni-Vincentelli, Alberto L.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461355731</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4615-1477-0</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030538616&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538616</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-1477-0</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-1477-0</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV045148917 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:10:02Z |
| institution | BVB |
| isbn | 9781461514770 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538616 |
| oclc_num | 1050948017 |
| open_access_boolean | |
| owner | DE-573 DE-634 |
| owner_facet | DE-573 DE-634 |
| physical | 1 Online-Ressource (XIX, 112 p) |
| psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
| publishDate | 2001 |
| publishDateSearch | 2001 |
| publishDateSort | 2001 |
| publisher | Springer US |
| record_format | marc |
| spelling | Khatri, Sunil P. Verfasser aut Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli Boston, MA Springer US 2001 1 Online-Ressource (XIX, 112 p) txt rdacontent c rdamedia cr rdacarrier This book was motivated by the problems being faced with shrinking IC process feature sizes. It is well known that as process feature sizes shrink, a host of electrical problems like cross-talk, electromigration, self-heat, etc. are becoming important. Cross-talk is one of the major problems since it results in unpredictable design behavior. In particular, it can result in significant delay variation or signal integrity problems in a wire, depending on the state of its neighboring wires. Typical approaches to tackle the cross-talk problem attempt to fix the problem once it is created. In our approach, we ensure that cross-talk is eliminated by design. The work described in this book attempts to take an "outside-the-box" view and propose a radically different design style. This design style first imposes a fixed layout pattern (or fabric) on the integrated circuit, and then embeds the circuit being implemented into this fabric. The fabric is chosen carefully in order to eliminate the cross-talk problem being faced in modem IC processes. With our choice of fabric, cross-talk between adjacent wires on an IC is reduced by between one and two orders of magnitude. In this way, the fabric concept eliminates cross-talk up-front, and by design. We propose two separate design flows, each of which uses the fabric concept to implement logic. The first flow uses fabric-compliant standard cells as an im plementation vehicle. We call these cells fabric cells, and they have the same logic functionality as existing standard cells with which they are compared Engineering Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s 1\p DE-604 Brayton, Robert K. aut Sangiovanni-Vincentelli, Alberto L. aut Erscheint auch als Druck-Ausgabe 9781461355731 https://doi.org/10.1007/978-1-4615-1477-0 Verlag URL des Erstveröffentlichers Volltext DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030538616&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Khatri, Sunil P. Brayton, Robert K. Sangiovanni-Vincentelli, Alberto L. Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics Engineering Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4117388-0 |
| title | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |
| title_auth | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |
| title_exact_search | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |
| title_full | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
| title_fullStr | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
| title_full_unstemmed | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics by Sunil P. Khatri, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli |
| title_short | Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics |
| title_sort | cross talk noise immune vlsi design using regular layout fabrics |
| topic | Engineering Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Electrical engineering Electronic circuits VLSI (DE-588)4117388-0 gnd |
| topic_facet | Engineering Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Electrical engineering Electronic circuits VLSI |
| url | https://doi.org/10.1007/978-1-4615-1477-0 http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=030538616&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT khatrisunilp crosstalknoiseimmunevlsidesignusingregularlayoutfabrics AT braytonrobertk crosstalknoiseimmunevlsidesignusingregularlayoutfabrics AT sangiovannivincentellialbertol crosstalknoiseimmunevlsidesignusingregularlayoutfabrics |